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Preface 
This thesis describes the foocUoaatify and pnforaUQCe of (he FASTBUS Ufajcr atodelat for Ike 
SAT detector ia the DELPHI experiment ai LEP. The main purpose of «he module* are to provide a 
Bhabba trigger for ibe SAT calorimeter used for (be hunlnosiry •HMUIIWIIBI b) DELPHI. These 
modules are: 
SAD The main purpose of the module is lo check Ibe energy coodjlioa to mike a ingjcr oo Bhabba 
events in the SAT calorimeter. The module discriminates analog sums of calorimeter tisnab in 
order to produce hilbiu for turner trigger processing. 
LTS This module receives the hilbiu from the SAD modules and processes these to produce the 
final trigger results. This processing includes a check of ibe copuxurilv requirement for the 
Bhabha trigger. 
STING The module will reduce the noise sensitiviry of the trisser by making noisegsted calorimeter 
signals for the SAD module. 
First proton pes of the SAD and LTS modules were installed in the DELPHI pit during summer 89 
and were ready for dalalaking when LEP achieved the first stable colliding beams at the end of summer 89. 
The prototypes were later replaced by final versions. These trigger modules have proven to provide the 
necessary functionality and performance for Ihe SAT trigger system lo achieve en accuracy in Ibe 
luminosity measurement of 0.8% with 109% efficiency for Ihe Bhabha trigger. 
The STING module was designed in order to reduce Ihe false trigger rate and trigger energy sum errors 
caused by electronics noise. This was implemented by passing the trigger signal from each calorimeter 
channel through a noisegale before it entered the analog trigger sums. A test of a STING prototype in the 
SAT DAS showed that it was possible ;o reduce the Bhabha trigger energy threshold when the trigger 
noisegate was used. The redui-ed trigger threshold makes it possible to investigate Ihe effect of particles 
hitting near the calorimeter edges and dead channels and to put a safe offline energy cut at the kinematic 
limit for Bhabha scattering. So far the STING modules has not been included as a fixed part of the SAT 
DAS. 
The author has been responsible for Ihe design, production, testing and installation of Ihe trigger 
modules in the SAT DAS. This work includes writing all the test programs necessary lo confirm thai Ihe 
modules function according to Ihe specifications. The thesis does nol aim lo make detailed technical 
descriptions of the modules. This is done in the technical and user manuals referred to in Ihe lext. These 
manuals are internal reports at Ihe Department of Physics, University of Bergen: 
SAD The SAT Adder Discriminator Technical Manual 
SAT LTS The SAT Local Trigger Supervisor Technical Manual 
SAT LTS The SAT Local Trigger Supervisor User Manual 
STING The SAT Trigger Noisegale Technical Manual 
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1. Introduction 
1.1 The DELPHI experiment 
Tbe Small Angle Tagger (SAT) if one of the tub-detectors whkb participate u the DELPHI 
experiment (DElector with Leploo. Pbolon and Hadron Identification) |1). The cxpertmrai «* oprraimg at 
the LEP machine (Large Electron and Position collider) at CERN. DELPHI hi titualed m a cavern at the 
LEP ring 100 melert below ground levd. It consists of several lavett of sub-dcteclors covering most of Ihe 
solid angle around ihe c r inieraction point. The different detector component* of toe DELPHI 
experiment is shown in fig. 1. AD Ihese layers of different detector types are needed to fulli classify the 
particles produced in Ihe c e * interactions. 
The current LEP beam energy of 45 GeV it chosen to be sufficient for tbe production of the Z° 
particle in the c*e~ collisions. The theory of fundament J particles caDed Ibe 'standard model* will be 
critically tested by studying ihe creation and decay of the Z° . The role of DELPHI is lo full)' rccogniic 
and measure ihe decay products of the very snort-lived Z° particle. 
1.2 The requirements for the trigger system 
Two bunches of e* and e~ particles cross the interaction region inside DELPHI every Z2 u» giving a 
bunch crossing rate of Ihe order of 50 kHz. Tbe maximum event rate written to storage tapes for offline 
analysis is at present of Ihe order of a few hertz. This rale is sufficient to read out tbe port of Ine e' c" 
interactions which contains ihe interesting physics (currently mainly the creation and decay of Ihe Z°). 
Some mechanism which can discard the uninteresting events by filtering out Ihe good physics is needed to 
make the event rale reduction. The Inge reduction in event rate from about 50 kHz to Ihe a few hertz 
corresponding to Ihe good physics events is made by a system of trigger levels. The DELPHI trigger system 
consists of a hierarchy of four trigger levels. Each level reduces Ihe evcnl rate by requiring still more strict 
demands lo be fulfilled for the events which passed the previous level. Some of Ihe detectors in DELPHI 
are fast and can participate in Ihe first levels of the trigger system (scintillator hodoscopes, calorimeters, 
etc.) while others are slow and can only participate at the higher trigger levels (Microvertex. RICHEs, 
etc.). 
The main purpose of the SAT detector is to do a high precision measurement of the Bhabha scattering 
process. This measurement is needed for the normalization of Ihe other physics results from the 
experiment. The Bhabha process has its greatest cross section at small polar angles close to the beam pipe. 
The SAT detector is designed to cover an area which will produce approximately the Sdine number of 
Bhabha events as Z° events. The SAT trigger system is designed to filler oul the Bhabha event candidates 
from the background and provide signals for online beam quality monitoring. The main requirements for 
the system to fulfill these tasks are: 
• Apply trigger constraints lo reduce the potential 50 kHz event rate lo the expected - 0.3 Hz raw 
Bhabha rale. 
• Be close to 100% efficient to trigger on Bhabha events. 
• Provide trigger signals used to measure the quality of the beams and the background to Ihe Bhabha 
process. 
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Thi» ibafr *m describe ib* dlftaeai para of Uw SAT i n ø n ffiftai aad m k m t bo* x f l liw ajmtai 
M able 10 a m ibe (njottoBcau fteta tbovt. li it nuaaliail a» foatoaæ A brief ilanrrtpiloa of Uw SAT 
calorimeter and lb* bimtaoiirjr maaMnmeoi («iib impanii oa lb» iriaja* coasttMis) it (Ma «a w i i m 2. 
Sceiioa 3 pves a ibon dcaoiptioo of the DELTID uffftr Wffitm. Aa ewcntaai ol tbe role of lb» uaapr 
modulo io ibe DELPHI/SAT FASTBUS readout Tynan H (Ins fa) tedfoo 4 The fuaciioaabli of Ibc 
SAT trigger module* SAD. LTS and STINO ara deicribed to Ibe MCUOM 5. 6 and 7 loomhcfc Fmafljr 
•be reaulu are ntounaffz^ d io Keik» å. 
•w/fure / An artistic view of the DELPHI detector. The detector labels are explained in table 1. 
iDlroductKM 11 
T m M l t i m m i » 
Verte* IWMCV» (VTX) 1 
Inner detector <•>) 2 
T W M pc^ctJc* chamber (TFC) 3 
Outer detector (OD) 5 
Barrel moon cbambm (B-MU) 10 
Forward chamber A (FCA) 11 
Forward chamber B (FCB) 14 
Forward muoa chamber* (F-MU) 16 
SAT Tracker 12 
ScintiUalor ..(/aniens 
Time-of-flight counter* (TOF) 8 
Forward bodoscope 17 
Electromagnetic calortetttrsi 
High-dentit>- projection chamber (HFC) 6 
Forward electromagnetic calorimeter (FEMC) U 
Small angle tagger (SAT) 12 
Very small angle tagger (VSAT) -
Ring imagine Cherenkov counters (RICH)! 
Barrel-RICH 4 
Forward RICH 13 
Hadron calorimeter 9 
Superconducting solenoid 7 
TABLE 1 The sub-detectors and components of the DELPHI detector. The numbers in the left couviin 
refer to the detector labels in figure 1. The VSAT fall' outside the vie». 
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2. The SAT detector 
The SAT «meter coastal of two caVsriawtan ptacaa pj—iirirmly « about 2 J • bom tat kweiatnaa 
petal Oat of tat catorawun it aoajppad «Ha • Mad åtak which define* U M ajoawtiMI anepuare d o » 
10 Ik* beamptpe and along the vertical dead rack» Tat other ratnrfmilrr hat a dkoa Tracker l a i f l i d ia 
fraoi of ti. Tat Tracker was nrfrmdrj datigaed lo coastfl of tart» afbroa phaat la boai of «MB 
calorimeter 10 defme lat acceptance aad lawrlailaiir bnwwa aaoMat «ad «lacuna». Dat to iitaakal 
problem* ibis bad 10 be reduced 10 i«o ptaaai ia froai of O M of U M catoraattcn. Tat • — i r m i a l taw 
for the Tracker bad to be scaled down lo every third baa» aoutag 10 keep dw aoste a> a teaioaablt ami. 
2.1 The SAT calorimeter 
The SAT calorimeters |2 | cover polar angle* fron appnadnvtety 43 lo US earnd C-5* lo JT"), A 
drawing of one calorimeter half barrel it shown to fag. 2. The active calorimeter vomme coaaM of 
aliemaiim; layer» of I mm lead sheets and scintillating fibert wilh a diameter of 1 mm renoing parallel lo 
the beam axis. Tbe fiben are fathered into 288 buodki behind Ike calorimeter and gated to hjkiptidat. 
The (aide* focus the light into I ca? pbotodiodet through fleifble BUCOO pads. 
Tbe photodiodes are connected to charge sensitive preamplifier» mounted behind ihc diode* to hraa 
tube*. These hybrid preampiiilcrs v/at originauy developed for ttficoo strip readotti |3 | but ara* found 
adequate for tbe SAT pbotodiode readout even though tbe capacitance matching between the pboiodiode 
and tbe preamplifier input FET was not perfect. Tbe preampUOed calorimeter signals a n scot via twisted 
pair cables to counting rooms in one of tbe storey huts on the sides of DELPHI. Here they are connected 
to tbe readout electronics in toe FASTBUS crates |4). The SAT preamplifier signal* are received by eight 
FASTBUS ADC boards which shape and digitize the signals. These boards were developed by the Forward 
ElectroMagnetic Calorimeter group (FEMC) In DELPHI |5). The digitized calorimeter signals are sent 
through several levels of storage buffers before eventually written on tape in Ibe case of a good DELPHI 
event. The ADC boards also provides analog sum outputs which are used by ibe trigger system. 
2.2 The luminosity measurement 
The main purpose of the SAT detector in ibe DELPHI eaperimenl is to measure the luminosity L of 
the LEP machine at the interaction point inside DELPHI. The luminosity is defined as a parameter which 
determines the relationship between the rate of events R(r>) counted for a physics process and the 
cross-section o (cm 3 ) for that process: 
R - L-o 
The luminosity is measured by detecting the rate of electron-positron elastic collisions at small angles, 
the so called Bhabha scattering. The cross-section for the Bhabha scattering process is well known 
theoretically and the measured *Bhobha rale' can be translated into a luminosity measurement. This 
luminosity is used to normalize the rest of the data produced by DELPHI. 
The main purpose of the SAT trigger system is to filler out the good Bhabha candidates from the 
background. The background consist of any physical process different from Bbabba scattering which 
deposit energy in the SAT calorimeter and is dominated by the off-momentum particles. Noise from the 
preamplifiers will also be able to produce false triggers if the trigger constraints are sel loo loose. Tbe SAT 
Bhabha trigger requires at least one energy deposit above a certain threshold in each of the iwo 
Tfec SAT defector 1} 
cafcwaaMt». Tbt two energy dusters ha** 10 be foajNy copbaar layiag itrag • uuasfbt law through la* 
tainactioa potnl Th* 11*90 coajtiatati C M ba i # iw i< 10 prorid* • atfficMM asaaiiaHn* «4 the 
background by chaagjag lb* energy ibiaibnH leva or lb* strictness 0,' tø reptaaarirj iiajaiiiiaiai 
Tb* SAT trigger I» and* by pirr—tag hitte» froai rhinaaianiin cnaa tried 10 aaalog trigger «HM of 
signal» dom i» calorlmaur rtiBMcaj, Tb* itirrlalailnr Ihnthold deflaa» lb* *Mr|)r oil (o* lb* Rbabba 
eveoi candidal». Tb* hilbits a» ptocaaad by coiaddaar* logte 10 M a w lb* ropiasamy iioamanai ol 
lb* Beabba trigger F%. J shows a display of a Bbabba « M I to lb* SAT daucto . The d i d * ol T «ad V 
ai ibe inside of each calorimeter am shows lb* vahtaj of lb* trigger Mibils «bleb stketad lb* (teal The 
3» bilbiu corresponds 10 the 31 overlapped 30* «acton defining lb* SAT trigger segments 
The luminosity m o u n d by in* SAT detector i» mad a» a oorouSiatioa lor physk» results prodaccd 
by DELPHI. The accuracy of lb* taniinosily mi—irrmeni win iberefore Influence lb* accuracy of ih* 
physics results produced. A loial experimental systeoulic uncertainty of 0.t% have bee» acbiescd lor ibe 
luminosity measurement with SAT |6). Together with • total theoretical uncertainly of 03% ibis give* a 
lotal syuemaik uncenainiy of 0.9% on tbe htminnsily measuiemcnl. This luminosity error together with 
ib* errors for the seleeiioo of ibe badrook and leplonk decay products defines ibe tysiemaiir errors for 
the cross sections used to determine Ibe Z° parameters ia ref. |6|. The 0.9% himinnsily error is bigger lbs» 
ncarl}' all the selection errors and a reduction in this error will have significant Influence on the accuracy of 
the determination of the Z° parameters. 
Figure 2 One half barrel of a calorimeter with side and end walls cut away. 
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Figure 3 A display of a Bhabha event seen by the SAT calorimeter. 
Tte SAT detector IS 
2.3 Luminosity systematic errors from the trigger 
Two of the contribution* lo the total uptrim—tal aactruiaty on la* SAT htaiaoiity i i a i i w n i M 
f«f. (*| come directly bom the aarouiafy m d«*ra>Jeiag lb* ouauly of lb* trigger 
• 0.13% uncertainty bum primary trigger efficiency «Miaul**. 
• 0.14% uncertainly from ofr-raomeotum background «Hlmaiw. 
The be»! way lo monitor Ibe efficiency of Ibe SAT Bhabha trigger would be coaapa» II «lib aa 
independent trigger system. A trigger bated on srintuaiors placed la boai of lb* calorimeter! bate been 
propoted for ibis purpose but bat nol yet been implemented. The SAT Bbtbba trigger efficiency was 
measured in ref. (6| by nuking a sample, of Bbthba events selected by offtine eau from event» triggered by 
ibe SAT single arm trigger (prejcaled to a tolerable rue) which bat oo coplanarity requirement and a 
trigger threshold of 30 GeV. A lest was done lo sec if any of these Bbabba events was lost by ibe Bbabbi 
trigger. The trigger efficiency « a measured to be 100% with a statistical accuracy of 0.13%. The method is 
nol very efficient due to the low ( - 1%) cooteni of Bhabba events In Ibe total single arm sample caused 
by the prescaltng. The fraction of Bhabba events with aa active trigger efficiency monitor should be raised 
from 1% to > 23% to achieve t more compUile trigger efficiency monitor. 
The main background to the SAT Bbabha scattering is caused by accidentally coincident 
off-momentum particles. In ref. [6) this background was estimated to be leas than 0.14% of the tola) 
Bhabha sample by analyzing the sidebands of Ibe acopunariiy distributions for different energy regions. The 
dala presented in ref. |6] was taken with 30* trigger sectors which were loo narrow to do ibis analysis in a 
straightforward way. From summer 91 new trigger electronics was installed which allowed nigger trigger 
sectors lo be used in orJet lo improve Ibis measurement. 
Another method based on the events selected by a delayed coincidence trigger can also be used as a 
basis for the background estimate. This is a Bhabba trigger formed by the coincidence of high energy 
deposition in one arm with a similar deposition in the opposite arm after one complete revolution around 
the collider of the e* and e" bunches. For the data presented in ref. |6) this delayed coincidence was based 
on the same low thresholds as the ordinary Bbabha trigger. Because of the very large low energy 
background, the difference between the trigger rale and the rale of accepted Bhabha events was large and 
unstable. It was nol possible lo measure the background comaminalion in the Bhabha event sample to the 
required precision wilh data from Ihe delayed coincidence trigger. Wilh the new trigger electronics used 
from summer 91 the delayed coincidence was based on the high trigger threshold ai 30 GeV. This delayed 
coincidence has shown to give a close to direct estimate of the off-momentum background in DELPHI 
and could in principal be directly subtracted from ihe number of offline Bhabhas above the energy cut. 
Still another method for the off-momentum background estimate based on single arm events was used 
for the 1991 luminosity analysis [7]. Having several methods lo study the off-momentum background makes 
it possible to do cross checks and give more precise estimates for this important parameter. 
The performance of ihe trigger system influence Ihe determination of some of the other sources of 
uncertainties for the luminosity measurement indirectly by selecting events which are discarded by the 
offline cuts. These events are used lo estimate the uncertainty contribution from the different offline cuts. 
It is therefore important "• keep the trigger efficiency at 100% down lo the kinematic limit for Bahbha 
scattering al - 40% of the beam energy. 
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3. The DELPHI trigger system 
Toe trigger pan of the DELPHI Data Anjakalloa System (DAS) |Sj cæatø of a htoanirr of foar 
trigger level» a» abown ID f%. 4. Tnt trigger kvel» can be apBl la two taa)or part». The flrat and saroad 
level triser running synchronous with ikt baam eroHiafi ted the third tad fourth level ratting 
asynchronously. Ine Dra and tecood level triggers proceaa fad detaclor rtgmti «Mb reduced granalartly 
compared to the final alow raw data which it rand out fro» lac datactor ia Ike cate of a good event. The 
third and fourth trigger levels process detector raw daU with full ratotntioa. Thaw lavett are anpkmcnted 
in loftware and run asynchronously with the bean crottiop. Tbate trigger kvela are handled by moduki 
common lo all of DELPHI and will therefore not be discussed in any farther detail here. 
3.1 The DELPHI trigger modules 
The DELPHI trigger modules are made according to the FASTBUS standard |4) and are common to all 
the sub-detectors. These modules are called Trigger Supervisors (TS) which act aa the central masters in 
the system and control tbdr local counterparts (LTSa). The system can be split in a decision pan and a 
control part. The decision part consists of modules called Decision Boxes (DB) while the control part it 
made of Control Boxes (CB). These modules are Interconnected via special purpose ECL cable buses which 
distribute the fast trigger signals. These buses are calsd Trigger Data Lines (TDL) and Trigger Control 
Lines (TCL) with their local counterparts (LTDL. L"CL). Even though all the trigger modules are 
connected via FASTBUS. this bus would be too slow for the signaling speed needed for the trigger 
applications in DELPHI. The system also contains Fanout modules which distribute the TCLs to the front 
end crates of the different sub-detectors. A block diagram of the DELPHI trigger system is shown in fig. 
5. 
3.1.1 The Trigger Supervisor Control Boxes 
The central TS-CB. also called ZEUS [9], is situated in the OLYMPUS crate together with the 
TS-DB. It receives the LEP radio frequency and beam pickup and provides the LTS-CBs with beam 
related liming signals on the TCLs. ZEUS receives the trigger decision from the TS-DB and distributes 
this to the LTS-CBs on the TCLs. 
The LTS-CB, or PANDORA [10], is a FASTBUS module with many programmable options to make 
it fit all the different needs of the DELPHI detectors. It generates tuning signals called Warnings and 
Clocks with programmable delays relative lo the Beam Cross Over signal (BCO), programmable width and 
programmable number of clock pulses. These signals are used by the front end modules for digitization and 
storage of the detector signals. PANDORA receives signals from the front end modules indicating when 
they have finished the readout of the last event and are ready for a new one after a good second level 
trigger (T2.YES). These signals are called Next Event Identification Done (NELDONE) and are delivered 
to PANDORA on one of the LTCL buses. When PANDORA has received NELDONE from all front 
end modules, it sends the Front End Ready signal (FE_RDY) to ZEUS to indicate that the sub-detector 
it supervises is ready for new data. ZEUS doesn't start new trigger sequences before it has received 
FE_RDY from all the PANDORAs participating in global mode. PANDORA also receives local first and 
s'.Miid level trigger decisions from the LTS-DB which are used to control the trigger sequences when 
'ANDORA is running in one of its local modes. 
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Figure 4 Block diagrum showing the four levels of the DELPHI trigger. 
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3.1.2 The Trigger Supervisor Decision Boxes 
Toe central TS-DB. also called PYTH1A | l l | . receive* trigger data from Ibe tob-dctccton on Ike 
TDLa. PITIUA coataiat ibe logic which combine* Ibe T D U 10 auk* the final Yes/No trigger dectaioo*. 
The dccisioo logic is implemented by using a three level structure of Look-Up-TaMe». PYTHIA deliver* 
the results of its Irigger decision to ZEUS which then broadcasts ifcte to the PANDORAS on the TCU. 
PYTH1A receive* the irigger dala (rom the sub-detector LTS-DBs. The LTS-DBs are modules 
specially made for each tub-detector. They process the local raw trigger data and deliver the results to 
PYTH1A on the T D U . They make local trigger decisions which are used by the PANDORA* in local 
mode. The LTS-DB modules have also been called LTS for snort since Ihis docsn'i create confusion when 
•he name PANDORA is used for the LTS-CB. 
3.2 The first and second level trigger sequences 
The fini and second level irigger decisions are bated on the results from the processing of dedicated 
deiecior Irigger signals. On the first level these signals can be low precision/granulariiy versions of the final 
detector raw dala like discriminaled analog trigger turns (FEMC. SAT) or signals from fast trigger parts of 
slow detectors like scintillator planes embedded in drift devices (HPC). The second level will process the 
first level signals with higher precision (like fully digitized analog nuns) or have access to new irigger signals 
which was too slow for the first level like partly reconstructed tracks in the drift devices. 
The first and second level trigger run synchronously with the beam and consist of three sequences 
indicated by the TCL signals TI_NO, TLYES. T2_NO and T2.YES: 
Tl_NO A negative trigger decision based on the first level T D U is taken by FYT1I1A at 
the first level - 4 us after the BCO. The front end will be res*t and made ready 
for a new event before the next BCO. 
TL.YES and TLNO A positive Irigger decision based on the firtt level T D U was taken by PYTHIA ar 
the first level - 4 us after the BCO. A negative trigger decision based on 11M 
second level T D U is taken by PYTHIA at the second level - 39 us after the BCO. 
The front end will be reset and made ready for a new event before the next BCO. 
TLYES and T2_YES A positive trigger decision was laken by PYTHIA at both levels. A full readout 
of the raw data in the front end modules will be started when T2.YES is 
activated at - 39 us after the BCO. 
With four particle bunches of each kind in the machine, corresponding to a BCO interval of 22 us, 
one BCO is lost during the "TLYES and T2_NO" sequence. Al T2.YES the raw and Irigger data is 
moved from ti>e front end to Ihe Front End Buffer (FEB). This readout operation is called Front End 
Freeing (FEF). FEF for the whole of DELPHI takes approximately 4 ms. FEF is ended when the 
?ANDORAs have received Ihe NELDONE signals from Iheir front end modules and delivered the 
FE_RDY signal to ZEUS. The BCOs lost during the 4 ms long FEF operation and the BCOs lost in Ihe 
"TLYES and T2_NO" sequence define Ihe deadlime for the experiment. 
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Figure J Block diagram showing the DELPHI trigger modules. 
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4. The SAT trigger modules in the DELPHI 
DAS 
4.1 The SAT DAS Hardware modules 
An overview of the SAT triser modules a t a part of the FASTBUS based DELPHI DAS is shown In 
fig. 6. rtie local SAT DAS consists of 3 FASTBUS crates: 
The ADC crate 
The Data Acquisition crate (DAQ) 
The Equipment Computer crate (EOC) 
4.1.1 The ADC crate 
This crate should be galvanically isolated from other crates to minimize any electromagnetic 
interference. The modules in this crate are: 
ADC These boards are of the same kind as those used by the FEMC [5J. The 8 ADC boards are 
connected to the preamplifiers for Ihe 576 SAT calorimeter elements. Each board contains hybrid 
circuits which shape the preamplifier signals from 80 channels. The shaped signals are convened by 
a 12 bit multiplexed ADC and Ihe results transmitted via an optical fiber lo a receiver module 
(OFB) [5] in the DAQ crate. The shaped signals are also added together in groups of four and sent 
via the fast trigger output to the SAT Adder Discriminator modules (SAD) [12). 
SAD The two SAD modules receive the 144 analog trigger sums from Ihe ADC boards and add these 
together in groups of six to make Ihe 48 trigger segments. The trigger segments consist of 24 
overlapping 30° «-sectors. The analog sum of Ihe signals from each trigger segment in one arm is 
compared with two thresholds giving 48 hitpatterns as output. The hilpatlems are senl lo the 
LTS-DB module in the DAQ crate via optocouplers. The analog sum for each of the 24 segments 
in each arm is sent lo the Flash ADC Digitizer and Processor module (FDDP) [13] in the DAQ 
crate for 2. level trigger processing. 
TCU The Timing and Control Unit (TCU) (14] performs the initialization and distributes some timing 
and control signals to the ADC and SAD modules. By using a reduced FASTBUS protocol it can 
set up the test enable and gain control for the ADC boards and set the trigger discriminator levels 
for the SAD modules. It distributes the track and hold signal (T/H) which sample the analog 
calorimeter signals at their peak maximum and the clock signal which drives the conversion and 
transmission on the ADC boards. The TCU is controlled from Ihe DAQ crale by Ihe 
TCU-Fanout. The TCU and TCU-Fanoul communicate via a galvanically isolated link. A 
preliminary TCU prototype was used during the datataking period from summer 89 until Ihe end 
of 90. This TCU was first driven from a CAMAC [15] input output register module which was 
later replaced by a FASTBUS register module (FBIO). This first TCU prototype and the FBIO 
module was designed by Ihe author. 
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Figure 6 The SAT DAS. 
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4.1.2 The DAQ crate 
This U where ibe i w andirigger data (or the SAT detector i* transferred (ran the boat cod modtda 
Inio the Front End Buffer» (FEB*). The erale b connected lo the EOC Crete vU a Segment tolercon—ct 
(SI) cable. The module* in this crate are: 
TCU-Fanout This module conirob ibe TCU in Ibe ADC crate. It 1» connected to the PANDORA 
WNG» and CLKs output» and lb* Decision line*. From Ibeae rignab il tenerate» the liming 
and control signals for the ADC board». WNGO i* uted for the T/H and TLYES b uced to 
nan a fixed number of clock pube» for the conversion and transmission of ADC dala. 
LTS Local Trigger Supervbor decision module |16.17.18). The hilpatlem» received from Ibe SAD 
module» U processed by ibe Decision Box (DB). The 1. level trigger result» are delivered lo 
PYTH1A via the Fanoul (FO). The Fanoul receives the 2. level trigger result» from the 
FDDP and «end» them to PYTHIA. The module U connected lo the PANDORA liming 
and control signal buses. 
OFB The Optical Receiver with Front End Buffer (OFB) module receives the raw dala from Ibe 
8 ADC board' via optical fiber» and (tore* the data in its internal FEB. The liming and 
control communication with the LTS is done using the FASTBUS TR-line». 
FDDP This module receive 48 analog trigger sums from Ihe SAD module* and process these for the 
2. level trigger. The 2. level trigger result» are sent to the LTS which send» them to 
PYTHIA. The trigger data is transferred to Ihe internal FEB at T2.YES. The liming and 
control communication with the LTS/PANDORA is done using the TR-lines or a cable 
connection. 
FCMM This module is connected lo the SAT Tracker front end electronics. On TLYES the 
Tracker raw data is stored in the internal FEB. The timing and con'rol communication with 
the LTS/PANDORA can be done either by using the TR-line» or by connection» to Ihe 
local TCL cable buses. 
STR200 This is a FASTBUS Scaler Module made by Ihe STRUCK company [19]. It is a general 
purpose 32 channel pulse counter. In Ihe SAT DAS it is used to monitor the rates of trigger 
signals received from the SAT LTS-Fanout. This front end module doesn't have any FEB, 
so the scaler contents have lo be moved to a FEB in the FTP memory al T2.YES. 
FIP The FASTBUS Interconnect Processor (FIP) (20] act as a Crate Processor in the system It 
checks that all front end modules have finished the transfer of raw data lo the FEBs after a 
TZ-YES and prepares them for a new event. The FIP also collects data from the internal 
FEBs of all the front end modules and stores Ihe data in ils internal Crate Event Buffer 
(CEB). The timing and control communication with the LTS/PANDORA can be done 
either by using TR-lines, Lemo cables or FASTBUS CSR calls. The module contains a 
Segment Interconnect (SI) connecting this crate lo the outside world. 
PANDORA This is the primary local source of all the timing and control signals in Ihe system. The 
module is controlled from ZEUS in the OLYMPUS crate via the TCL cable and from any 
FASTBUS master by writing to its CSRs. PANDORA connects to Ihe modules in Ihe 
crate via ECL cable buses. 
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4.1 J The EQC crate 
The module* in this o w e ptocet* the dua from the CEB and (tore them m the Molti Evan Baiter 
(MEB) and optionally in the Spy Event Buffer (SEB). Tbe central module w that crate is inc CFI tii): 
CF1 The CFI act a* the Hott Interface (HI) connecting the Equipment Computer (EC) to the 
FASTBUS readout system. The EC i* mainly used for sampling the data and monitoring the 
equipment. 
4.2 The SAT readout 
The timing diagram in fig. 7 shows the timing and control signal» used by Ibe modules in the 
trigger/readout sequence "T2_YES FEF + NEI". The two other timing sequences "Tl_NO" and TL.YES 
and TL.NO" are noi shown here. PANDORA receive* timing signal» synchronized with Ibe BCO from tbe 
ZEUS module. Based on Ihese synchronized signals il generates the waminp and cloclu with 
programmable delays, widths and frequencies. For each WNG_BCO PANDORA receives from ZEUS a 
sequence of liming signals is generated. Tbe liming signals used by tbe front end must have delays adjusted 
lo fil the risciime of the analog detector signals. Tbe timing signals used by tbe SAT from end modules 
are: 
WNGO This signal is used by the TCU-Fanout to generate the Track and Hold signal (T/H) for the 
shaped analog signals coming from tbe SAT calorimeter. 11 should be adjusted to make the T/H 
signal sample tbe peak maximum of the bipolar shaped signal. The falling edge of the WNGO signal 
will reset the ADC boards. 
WNG1 The rising edge of this signal is used by the LTS to strobe the digital output of tbe discriminators 
in the SAD modules. The falling edge is used to clear the SAD discriminators. The rising edge of 
the WNG1 signal should be adjusted to be in coincidence with the peak maximum of the analog 
trigger sum from tbe SAD module. The width of the WNG1 signal should be adjusted to reset 
before the next BCO. 
WNG2 This signal is used by the LTS to generate the LDS signal which samples the analog signals in the 
SAT Tracker. 
VVNG3 This signal is used to generate the convert signal for the flash ADCs on the FDDP module which 
converts the the analog trigger sums from the SAD modules. 
The SAT PANDORA is used in three different modes GBL.OK, LOC_NORM and LOCSTRT. 
GBL_OK is the mode used when SAT is participating in the global DELPHI readout. The trigger decisions 
is then .aken by PYTHIA based on the trigger results from all the participating sub-detectors. In 
LOC_NORM SAT is running in stand alone mode where the trigger decision is taken by the LTS based on 
its local trigger results. In LOC_STRT mode the readout is synchronized to an external trigger. This mode 
is used for calibration and lest runs. 
The timing diagram in fig. 7 shows a readout sequence in GBL.OK mode. The T2_YES signal will 
start the Front End Freeing (FEF) phase which is the transfer of data from the modules' front end to 
their internal FEBs. The TLYES signal will be distributed to the modules on the FASTBUS TR6 line by 
the LTS. The way the SAT front end modules with internal FEBs respond to T2_YES is given below : 
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LTS Ai T L Y E S the trigger data if transferred b o a lk« lammadiali «orage ragJaun lo the 
interna) FEB. 7 |» lattf Ike a o d a b iff» the HELDONEtø MM to « o r a t e to PANDORA 
thai FEF b finished. 
FODP Raw trigger dal* «od trigger results are transferred lo the talaaal FEB. During this process 
the TR7 line is set high lo indicate thai the module is busy. 
OFB At the rising edge of TZ.YES the TCU Faaoul wU «tart lo tend a pfogranunabte number of 
clock pulses to the ADC boards which will drive the conversion and transmission of the SAT 
calorimeter data. The raw data is received by the OFB via optical links. The OFB will set the 
TR7 line high while it is busy receiving data from the ADC boards. 
FCMM Raw >lau h transferred from the Tracker to the interna) FEB of the FCMM. During this 
process the TR7 tine is sel high to indicate that the module is busy. 
FTP The FTP receive T2.YES as a NIM signal on its front connector or from TR6. The TZ.YES 
interrupts the current program and the FTP starts to check thai all front end modules have 
transferred their data lo the FEBs. Dala from modules not containing onboard FEBs (Uke the 
STR200) are transferred to a FEB in Ihe FTP internal memory. While the FTP is polling the 
front end modules a busy signal is set. The busy signal can optionally be connected lo the 
FASTBUS line TR7 (jumper). The busy signal will be reset when Ihe FTP have confirmed thai 
FEF is done for all front end modules and a new accounting number (ACC#) have been 
distributed to Ihe modules. The ACC# is used lo ensure thai matched pieces of data form 
the final event. The FTP reads the ACC# from PANDORA CSR# COOOOOloh and u-riic il to 
the front end modules using FASTBUS broadcast. The FTP can also indicate that it has 
finished by sending a short pulse on its Acknowledge NTM output. This signal can set the 
NEI_DONE(3) line via a NTM input on the LTS-Fanout front panel. The FTP also participate 
in the asynchronous transfer of data from the FEBs to Ihe Crate Event Buffer (CEB) and in 
the further processing of the data. 
The FDDP, OFB, FCMMs and FTP are not directly connected to any N E L D O N E line (the FCMMs 
could optionally be connected lo the NELDONE ECL cable bus). The FASTBUS TR7 line is used lo tell 
the PANDORA th . ' these modules have finished their FEF. The modules keep their BUSY signal set 
while they are transferring data from Iheir front ends to Ihe FEBs. The falling edge of the wired ORed 
BUSY signals connected to TR7 will set NEUDONE(l) in the LTS when 'R .YES is high. 
NEI_DONE(2,l) set indicates lo PANDORA that all the SAT front end modules have finished their 
FEF. If the FTP is not using the TR7 line it can indicate to PANDORA that it is ready by setting 
NELDONE(O). This is done by writing a "1" to CSR#0(7) in Ihe LTS when TLYES is high. Il can also 
set the NEI_DONE(3) line via its Acknowledge NTM output signal when connected to an input on the 
LTS-Fanout front panel. 
Before the NELDONE phase is completed a new ACC# must be distributed to the Front End 
modules. The two least significant bits of the 8 bit ACC# is used by the front end modules as a write 
pointer in their FEBs. The OFB and the FDDP receive ACC#(1:0) on TR2 and TR1. The FCMMs and 
the LTS can optionally receive the ACC#(7:0) from their CSR#16h or from the ACC# ECL cable bus. In 
addition the FEB write pointer can optionally be taken from TR2 and TR1. The LTS drives the 
ACC#(1:0) received on the ECL cable bus from PANDORA onto the TR2 and TR1 lines. 
The SAT PANDORA sets the FE_RDY signal when it receives the correct N E L D O N E pattern from 
the N E L D O N E ECL cable bus. FE_RDY indicates to ZEUS that all the SAT Front End modules are 
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Figure 7 SAT DAS timing diagram. 
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5. The SAT Adder Discriminator module 
The 3-uafi «ide FASTBUS asodule SAT Adder Dlfrimmiinr (SAD) receive* mute* Mgaar agt** 
(rom the ADC board* aad produce* hU patten* for the I. level uifjer prorewor (LTS-DB) aad analog 
trigger M U M (or the 2. level trigger pi'it—oi (FDDF). Tbe design vat bated on Maafbr iterttrmir* 
developed by the FEMC (or «hear d m level triajtr f22| aad adepied by the author lo fit the «pedal 
requlremeau (or the SAT Brtt level trigger. A detailed dattrrplloai of law SAD aodale li gtvea w itf. |12|. 
5.1 The SAD electronics 
Each SAD module receive* 72 analog (rigger tums of (our (ram the four ADC board* which chape and 
digitize preamplifier lignab (rom one calorimeter arm. The» signal» are (urtber added logetber to make up 
the 24 analog triggenums which define* the 30* overlapped trigger segments lor the calorimeter arm. The 
geometry and numbering o( the trigger segments are showa ia fig. 8. The analog trigger tuim are connected 
to tbe inputs of discriminators with two thresholds producing 24 trigger bits lor each threshold. These bill 
are called the 'High* and "Low* iriggerbils according lo the normal setting (or the two thresholds. The 
module is built at a multi-layer printed circuit board with 24 perpendicular mounted daughterboards. The 
daughterboards contain the analog adders and the discriminators. Tbe motherboard contains tbe circuitry 
for setting the discriminator thresholds and the distribution of the liming and control signals. 
The daughterboard block diagram is shown in fig. 9. The daughterboard schematic is shown in fig. 37. 
The first analog adder adds three sumt of (our signals lo make up a 15* trigger segment. The optional 
fourth input lo this adder could be used to Include additional dements in the trigger if tbe calorimeter it 
to be extended inwards due to a smaller beam pipe. The first stage analog adder is connected to its local 
second stage adder and lo the input of the second stage adder of its lower numbered neighbor via a 
jumper. The jumper provides an option for 15* non overlapped or 30* overlapped trigger segmentation. The 
second adder adds the 15* trigger sum (rom ils neighbor with higher segment number lo its local 15* nun lo 
make the full 30* overlapped trigger sum of 24 channels. The final analog trigger sum it connected to an 
analog buffer which drives the cable connection to the FDDP module. Tbe FDDP module digitizes the 
analog trigger sums and does the 2. level trigger processing. 
The trigger sum is also connected lo a discriminator with two thresholds. The two digital outputs from 
the discriminator (hitbiis) are sent to the LTS-DB for 1. level trigger processing. Tbe discriminator is built 
as two comparators with outputs connected lo edge triggered D-latches. Tbe thresholds for tbe 
comparators are sel by two 12 bil DACs. The DACi can be set from FASTBUS via the simplified slave 
coupler of the SAD module. 
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Figure 8 The trigger segmentation for the SAT calorimeter. 
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Figun 9 Block diagram of Ike SAD daughterboard. 
5.2 Performance evaluation of the SAD module 
The main factors determining the performance of the SAD module for trigger purposes are: 




The gain errors are determined by the inaccuracy of the gain setting resistors of the two analog adders 
and the signal transformer. The four gain setting resistors have an accuracy of 1% each and will contribute 
with an estimated total gain error of 2%. Usually these resistors turn out to be more accurate than 1% so 
the total gain error caused by gain resistors will probably be less. A signal transformer is used to 
galvanically isolate the SADs from the ADC boards. It was not decided in which crate in the SAT DAS 
the SADs would be situated when they were designed. The galvanical isolation between the SADs and the 
ADC boards provided by the signal transformer was therefore kept even though the boards were 
eventually placed in the same crate. The signal transformer, 1604 from Newport Components, is a modified 
digital signal transformer (1600) specially developed for the FEMC for linear applications. Measurements on 
a batch of the 1604 signal transformers showed a distribution of inductance with a 13% sigma. The Sigma 
of the gain for the SAD daughterboards was found to be 4.5% and (he signal transformer inaccuracy is the 
main source to this error. 
Sneed: 
The speed of the SAD analog trigger sum is determined by the signal risetime and the group delay 
through the analog adders and cables. The output of the daughterboard comparators are latched at the 
peak maximum of the bipolar shaped trigger sum signal. The 1. level trigger results have to be delivered to 
PYTH1A from the LTS at 2.5 us after the BCO. The difference between the SAD discriminator strobe 
time and the 2.5 us deadline defines the lime available for the LTS-DB for trigger processing. In the 
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correal system only 2 » o» in needed (or lb» LTS-DB 1. level titjgn prnrseietg. Pl». U> itMm* an 
oscilloscope picture of ibe SAO analog lria*r • » output and ibr nmmptmåkg tapul vata* » iapM w 
•be trigger nun oa Ibe ADC hoard. Il «bow* • peaking Itae of - 1.2 as lor lb* SAD lifgger mm «pul 
and - J J us for Ibe ADC buard signal. Tbe signal lianafonBcr shapes Ibe Ufager agsal received fro*» Ibr 
ADC board lo a faller riserime and nore ringing oa iu laU. Tbe (after ritelicne leaver more tune avatutte 
(or 1. level trigger protesting while tbe ringing on ibe tail may mcreate ibe ritt ol pOcup error* 
Noise: 
The SAD trigger tignal paib adds noise lo tbe trigger signal (rotn sources like thermal noise (rom the 
gain selling resistors and dicker and snot noise (rom tbe aclive components. This noise h negligible 
compared to Ihc noise in the signals received (rom tbe ADC boards. The average RMS notar for Ibe 
shaped calorimeter preamplifier signals is 189 t 60 MeV. Il is dominated by Ibe contribution from Ibe 
photodiode and Ihe preamplifier inpul FET transistor. II Ihe signals (rom N channels with equal 
independent while noise sources are added, the resulting signal will have a noise level of /N time* the 
single channel noise level. 
Number of 








tbe single ADC 
values for the 
channels in the 






1 189±60 199 209 
4 378 ± 120 360 381 
12 555*209 815 883 
24 926±294 1449 1603 
TABLE 2 The SAD trigger sum noise levels as a function of the number of channels In the nigger sum. 
The RMS noise for the SAD trigger sum outputs was measured by histogramming the digitized analog 
sum outputs for the FDDP. The digitization was done by using the spare inputs of one of the ADC 
boards. These spare inputs was equipped with modified shaper daughterboards which only contained the 
track and hold circuitry. Software trigger sums made by adding the digitized single channels which enters 
the trigger sums was made and histogrammed together with the hardware sums. This was done in order lo 
check if the SAD module did add more noise to the signals. The results of this measurement is shown in 
table 2 together with the expected trigger sum noise levels for the sum of independent while noise sources 
that would increase as VN. It is clear that the noise doesn't behave like pure independe.it while noise 
sources. The trigger sum noise measurement was simulated using random number generators as the noise 
sources. The noise sources for each channel was simulated by one independent "white" part and one 
common coherent part. The relative size of the two components was adjusted to fit the measured data. 
The best fit was found when 20% of the total single channel noise was coherent white noise. 
The noise measurement shows that the absolute noise level is bigger for the SAD hardware sums than 
for the single ADC value software sums. This is probably due to the poor shielding of the first SAD 
prototype used for this measurement in December 89. These simple 2-layer printed circuit boards were 
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Figure 10 SAD triggersum output (sadsum) and ADC board shaper trigger sum input (adaum). The adesum 
signal have been scaled up with a factor of 6.32 to equalize the amplitudes in the plot. 
5.2.1 The SAD trigger threshold energy resolution 
The signal amplitude for a given energy deposit -lenient of the SAT calorimeter changes from 
element to element. This spread is due tt- differen error sources in the mechanical, optical and 
electrical signal chain. It can be caused by gain van he preamplifier/diode system, variation in the 
optical coupling between diode and lighlguide or mi uiies in tbe lead/scintillating fiber laminate of 
the calorimeter itself. The different channels of the calmtmcter have been calibraled lo the beam energy by 
the use of Bhabha events measured with narrow cuts [23]. Great variation in energy response from element 
to element was discovered during the firs data taking with the SAT calorimeter in LEP. This variation in 
energy response had serious influence on the sharpness of the trigger thresholds. Hardware attenuators was 
therefore inserted in the signal path before the signal is split for the trigger sum to equalized the energy 
response of the different elements. 
With the attenuators installed the average energy response for one <;alorimeter channel is 30 ± 6 
MeV/#ADC count. This means that a 20% variation in energy response still remains. The total accuracy 
for the trigger threshold is determined by the 4.5% gain error of the trigger signal path, the 1.6 GeV 
trigger sum noise and the 20% variation in energy response from element lo element . This gives a total 
'rigger threshold error of 2.8 GeV for the typical 11 GeV low threshold used for the Bhabha trigger. 
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6. The SAT LTS decision module 
The Local Trigger Supervisor (LTS) for ibe SAT consists of two pans: ibc Decision B a (DB) «talcs k 
a 1-unii wide FASTBUS module, and ibe Fanoui pan which it a 2-uaiis wide FASTBUS nodule. The 
LTS-DB is receding Ihe raw trigger data for Ibe 1. level trigger processing. The result* are given at outputs 
lo PYTH1A via the LTS-Fanout. The raw trigger dala is Ihe 96 Ml hllpallern coming from the two SAD 
module The LTS receives two nil bits from each of the 24 trigger segment giving a 96 bit hiipaiiern to 
total. The FDDP module digitizes the analog trigger sumt from the SADt and processes these lo produce 
the 2. level trigger data. The second level trigger processing is described in ref. [24]. The results from ibe 
processing of trigger raw data on 1. and 2. level are sent lo PYTHIA via the LTS-Fanoui. PYTHIA wm 
receive the local trigger results from all the trigger partitions in DELPHI and make the global tes or no 
trigger decisions. 
The LTS can also process hitpaltems from scintillator planes which could be Installed in from of the 
calorimeter in each arm to monitor the trigger efficiency of the calorimeter and optionally provide a fast 
gate for Ihe SAT Tracker. The scintillators are segmented at six non overlapping 60* lectors. 
The main task of the SAT calorimeter in Ibe DELPHI experiment is lo provide a Bhabha trigger for 
luminosity monitoring. A Bhabha event in the SAT calorimelei will show up as a cluster of energy in each 
arm above a ceriain threshold laying along a straight line through Ihe interaction point. The energy 
criteria is checked by the discriminators in Ihe SAD modules and Ihe geomelry criteria (coincidence) is 
checked by the LTS. The unit also provide Single Arm and other triggers used for background monitoring 
and other trigger functions in the experiment. 
6.1 The design and implementation of the LTS decision 
module 
The first prototype of Ihe SAT LTS decision module [25] was installed in Ihe DELPHI pit during 
summer 89. Some adjustments were needed to make the module run as an integrated part of the standard 
DELPHI DAS (communication with PANDORA and the FTP). A stable running system was achieved and 
the SAT trigger system was among the first sub-triggers in DELPHI able to deliver trigger data directly to 
PYTHIA from day one of LEP running. 
The module was used in the DELPHI dalataking until summer 91 when it was replaced by a new 
version. As more experience was gained with the running of SAT in DELPHI, requests for new features 
for the SAT LTS emerged. Some of these features was needed to decrease the experimental uncertainly in 
the estimates for the trigger efficiency and off-momentum background which contribute to the systematic 
error for the luminosity measurement. To fulfill these requests it was necessary to design a new version of 
the module which was very much different from the first prototype. Given the light time constraints and 
the high complexity of the new design, extensive use of Computed Aided Engineering tools (CAE) was 
needed to produce a fully functional first version module. The CAE tools from Mentor Graphics 
Corporation was used for this work. 
The goal of producing a fully functional first version module was indeed reached. It took nine months 
from the specifications was finalized at the end of October 1990 until the module was successfully installed 
in the DELPHI pit at the beginning of July 1991. The process to design, produce, lest and integrate the 
new LTS module in the SAT DAS can be described as a sequence of eight major steps: 
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• Mike the specifications. 
• Study Ihe feacibully of implementinc the spedflcalioos. 
• Schematic capture. 
• Logic tiinulaiioa. 
• Board layout. 
• Board production and assembly. 
• Preliminary functional tesl in the lab. 
• Full functional testing and integration in the SAT DAS. 
Specifications; 
The specifications for the new module was based on the experience gained from running the first 
version of the module in the SAT DAS. The main difference compared to the old version was the 
increased flexibility of the trigger processing part of Ihe module. As much as possible of the geometrical 
•rigger requirements imposed by the trigger processor were to be controlled from software by writing lo 
control registers in the LTS via FASTBUS. 
Feasibility sludv: 
The main constraints for implementing Ihe specifications was board and connector space. The board 
space needed was very much determined by the amount of logic which could fil into Programmable Logical 
Devices (PLDs). The MAX5000 series of Erasable PLDs (EPLDs) from Altera Corporation [26] was chosen 
for this design. Some of the main reasons for choosing this technology was: 
• Powerful software tools with high level description. 
• High logic density. 
• Positive experience from the use of Altera EPLDs in Ihe first LTS design. 
The integration of the trigger processing logic into the EPLDs was so efficient that it was possible to 
provide more features than the minimum required by the specifications. A request was given in the 
specifications for making scalers for counting trigger signals separately for each bunch in the machine. This 
request was found very difficult to fulfill due to Ihe great amount of counters and memory space needed 
and was therefore removed from the specifications. 
Schematic capture: 
This work was done with Ihe schematic editor tools NETED and SYMED [27] from Mentor Graphics 
and the MAX+plus Graphic Editor, Symbol Editor and AHDL tools [28] from Altera. AHDL (Altera 
Hardware Description Language) is a high level description language giving a very efficient way tc specify 
the trigger processor logic. The schematics for a standard FASTBUS slave coupler, designed at CERN [29], 
was transferred to the Mentor CAE system to be integrated a s a p i r t o f Ihe LTS-DB. 
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SmuUlion: 
Lock sfanulailoo was done using the Mentor Graphics simulaiioo tools OUrCKSIM (30) and MtSL |3I). 
The logic for each of the EPLDs was simulated with the Altera MAX+pkis Simulator. The Alien software 
was running on a Personal Computer while the Mentor Graphics software was running on a workstation. 
The EFLD logic was transferred to the workstation using an EDIF 2 0 0 Interface |32] in order to be able 
lo do complete system simulations of the module in OUICKSTM. The M1SL tool (Mentor Interactive 
Stimulus Language) is a high level incremental specification language with macro-processing capabilities. 
MISL macros was written for the typical FASTBUS cycles (read, write, block transfer, eic.) and ine 
trigger sequences (TLNO. TL.YES and T2_NO. T2.YES and FEF). These macros provided an efficient 
way to run the system simulations in OUICKSIM. 
Board layout; 
The layout of the LTS boards was done with the Mentor Graphics Board Station tools |33j. The LTS 
decision module consists of two boards; the Decision Box board and the Fanout board. The Decision Box 
board, which is the most complex of the two, consist of 170 inlegrated circuiu mounted on a six layer 
FASTBUS board. The board contains two power planes and four signal layers, ll was routed with 10 MIL 
line width and clearance. 
Board production: 
The boards was produced in industry and assembled at the Department of Physics in Bergen (hand 
soldered). 
Lab tests: 
Preliminary functional tests was done in the FASTBUS laboratory at the Department of Physics in 
Bergen. The laboratory consists of one FASTBUS crate with a CHI master [34] and a CAMAC [15] crate 
accessed from FASTBUS via a FiiD module [35]. The system also contains a moduie which partly simulates 
the most essential functions of the PANDORA. This PANDORA replacement module was controlled by 
the IO port of a CFICC [36] module in the CAMAC crale. The CHI is connected to the Q-bus of a 
VAXslation 3200 computer. The LTS module was exercised with a FORTRAN program running on the 
VAX computer. The program accessed FASTBUS via the Q-bus connection by using Ihe CERN 
implementation of the NJM STANDARD FASTBUS routines [37]. Full testing of the module was not 
possible in this environment due to the lack of the modules which communicate with the LTS in the SAT 
DAS. 
DAS integration: 
The new LTS module was installed in the DELPHI pit during a one and a half week shut down period 
in July 1991. The module was both tested with the standard DELPHVSAT online software running on the 
FIP and a FORTRAN program using the NJM STANDARD FASTBUS routines tunning on the Microvax 
with the CFI as the FASTBUS master. This opportunity to exercise the system using two independent 
software sources was very useful in the process of understanding and tuning the system during the startup 
in summer 89. The timing and control part of the new module was tested in the SAT DAS and was found 
to perform stable and according to the specifications. A program able to check every bit in the trigger 
processor equations was written. The program contained duplicates of all the AHDL trigger logic equations 
in FORTRAN code. The playback registers for the trigger hitbits was filled with bit patterns which 
exercised one line of Ihe trigger coincidence logic at the time. The module was running in playback mode 
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and the trigger results (TDLs) from the hardware processor was compared lo the remits bom (he same 
logical operations done by tfce program. This check detected one error in one of tor trigger processor 
EPLDs caused by a swap of the pins for two hitbiu on the layout symbol. This error was eerily Used by 
erasing and reprognmming the E7LD with a new set of pin allocations. 
6.2 The Decision Box 
This pan, called the LTS-DB. is made of a 6 layer printed circuit board including a general purpose 
FASTDUS slave coupler. The slave coupler is described in ref. [29]. 
6.2.1 The data part. 
The collection and processing of the trigger data can be split in a data part and a control pari. A 
block diagram of the data part is shown in Tig. 11. The 24 bit high and low hitpattenu from each of the 
I wo calorimeter arms are received as inputs from flat cables connected lo the front of the LTS-DB. The 
signals on the cables are galvanically isolated from the LTS-DB using oplocouplen. The output from the 
optocouplers are sent via trislale drivers lo bitpaltero buses. These drivers can be used for transporting 
hitpattems from the optocouplers to the Trigger Processing Unit (TPU), as intermediate storage registers 
tor the data from the optocouplers and as playback registers. The hilpattern buses are also used to gel 
access to the TPU control registers and delayed hits memory when the module is not in run mode. The 
playback registers are situated in CSR space (CSR#10h - CSR#13h) and activated by the playback bit in 
CSR#0{6). For more information about CSR space see section 6.2.4.1. 
Hitpatterns from scintillator planes mounted in front of each calorimeter arm can be received and 
processed by the module. These scintillator planes will be split in six 60* segments and their hitbils will be 
used for trigger efficiency monitoring. 
A 6 bit bunch counter is used to generate bunch labels to tag the trigger data with bunch numbers and 
to control the storage of delayed hitpatterns. The bunch labels are generated by a 6 bit binary counter 
which can be «programmed lo provide bunch labeling for any number of bunches £ 64. The counter has 
the CLKJ3CO signal from ZEUS as input. The CLK-BCO signal is generated at every BCO independently 
of any readout of the experiment. It will therefore produce a fixed label on each bunch during a run. 
A dual port memory is used to store the hitpatterns from previous bunches to make delayed 
coincidences in the TPU. The number of hitpattems stored at any time equals the number of bunches in 
the machine. This is determined by the six bit bunch label counter. 
The hitpattems are stored in the four intermediate storage registers and processed by the TPU after 
each BCO. The hitpattems are processed in the TPU to produce the final trigger data. The TPU is 
described in more details in section 6.2.3. The final trigger data are passed on the Internal Trigger Data 
Lines (ITDL) to the 11DL register and the LTS-Fanoi . module. This data transfer happens on each BCO 
.i long as the front end modules are not being read out (i.e. no Front End Freeing) and there is no valid 
1. level trigger (TJ_YES). The hitpattems in the intermediate storage registers and the ITDL register are 
being transferred to the FEB on T2_YES . This is implemented as a sort of simple Direct Memory Access 
(DMA) transfer where the slave gives a Busy slave status (SS-1) to FASTBUS and takes control of its 
internal buses until the transfer is completed. 
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Figure 11 Block diagram for the trigger data part of the Decision Box 
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6.2.2 The control part 
The LTS provide* several features and options for the liming and control of the SAT DAS. Some ol 
them are listed below: 
• Option for nuking the TDU ungated by the experiment (SAD strobe and dear signals generate 
from CLKJ3CO instead or PANDORA WNG1). 
• Programmable SAT Tracker timing signal (LDS) prescaler. Scintillator coincidence can be usee as i 
gate for the Tracker timing signals. 
• Counting 'dead Bhabhas' during TL.YES and T2.YES (assumes ungated TDLs). 
• A FEB overwrite monitor to delect loss of good T2 data. 
• Simple time gitter monitor for PANDORA and ungated timing signals. 
• The local decision is based on an OR of all eight TDLs gated by a programmable mask. The eight 2. 
level TDLs from the FDDP can optionally be used for 2. level local decision (separately masked). 
• A programmable mask controls which NELDONE lines to sel during FEF. 
• Programmable option for autonomous pre-reset of Tracker LDS/RDS liming signals during FEF. 
A block diagram of the LTS-DB control part is shown in fig. 12. The upper part shows the system for 
doing the Front End Freeing (FEF) of the trigger data. This is to transfer the trigger data together with 
the contents of some control registers to the FEB when a T2-YES signal is received on the local TCLs 
from PANDORA. The contents of the control registers have to be known for each run to do the off-line 
analysis. They are stored in the FEB by hardware for each FEF since this is regarded as a safer and more 
convenient way than adding them to the raw data later on. The raw and control data transferred to Ihe 
FEB during FEF are: 
The Accounting number ACC#(7:0). 
The Internal Trigger Data Lines (ITDL) with 1. and 2. level trigger results and 6 bit bunch label. 
The 4 inlermediatly stored hitpattems from Ihe calorimeter. 
The two hitpatterns from the scintillator planes. 
The contents of CSR#lh, CSR#14h and CSR#15h. 
The contents of the TPU control registers CSR#C000 OOOOh - CSR#CO0O OOOEh. 
In addition to these data there are some data used for monitoring the readout and trigger processes. 
The full FEB data format is shown in table 9. The eight bit control registers for the TPU are not accessible 
in run mode (RUN-=1), they are therefore read from shadow registers connected directly to the FASTBUS 
slave data bus during FEF. 
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Ai T2.YES Ihe module gives a bury dave naluf (SS-1) 10 FASTBUS. Tae tntereal dau and addteat 
bunes are then isolated from FASTBUS by tiistale buffer». The T2.YES alpulalfo controls a mulUpkia 
which choose the source for the totem»! control bus (read, write) lo be FASTBUS or the FEF controller 
logic. The FEF controller logic consists of a start/stop clock, a low address/chip select counter/generator 
and a multiplexer choosing the source for the FEB base address. At T2_YES a clock k started which 
generates the low addresses and chip select» for the transfer of trigger dala from the source registers to one 
of ihe four event buffers in the FEB. The two bit FEB base address choose which of the four buffers lo 
fill with trigger data. The source for the base address is selected by CSR#0(9:8). It should in principal be 
Ihe iwo low bits of the accounting number ACC#(7:0) used to synchronize Ihe data. In Ihe LTS the 
ACC# can be taken bom three different sources: 
• The FASTBUS TR-lines: TRJ - ACC#(0) . TR2 - ACC#(1). 
• The ACC# cable from PANDORA. 
• The ACC# register in LTS: CSR#16h. 
A fourth source where the FEB base address will be fixed at 0 is included for lest purposes. The 
interpretation of the CSR#0(9:8) bits is given in section 6.2.4.1. 
A local trigger decision is taken on the 1. and 2. trigger level bssed on the local TDLs. The eight bits 
of the TDLs on each level is masked with Ihe contents of a control register (CSR#1) and ORed together 
lo make the local decision. The result is used to produce the internal local Trigger Control Lines which are 
delivered to PANDORA. These lines control the SAT DAS when running in local normal mode. 
The Local Timing & Control Generator gels the PANDORA warnings, clocks and local TCLs as 
input and gives derived timing and control signals as output. These derived signals are the strobe (STR) and 
clear (CLR) timing signals for the hilpatlems in the SAD module, the ITDL/TDL timing signals, the 
timing and control signals f.n the SAT Tracker and the FDDP handshake signals for 2. level trigger 
processing. 
The STR signal is the WNG1 signal from PANDORA buffered via two open collector buffers and sent 
to the SAD modules on two Lemo cables. The STR signal can optionally be taken from a pulse 
(UGWNG1) triggered by the CLK-BCO signal (CSR#1(2)). The delay CLK_BCO -» UGWNG1 can be 
adjusted by a potmeter on the LTS-Fanout from. This feature is added to make it possible lo have new 
hitpattems and TDLs generated at each BCO for deadtime free operation. The CLR signal is generated by 
a 500 ns wide pulse from a monostable triggered by the falling edge of WNG1. The CLR signal is sent to 
the SADs on two Lemo cables via open collector buffers. 
The ITDL/TDL timing & control signals are : TDL warning flags (WF1, WF2), TDL data strobes 
(D1RDY, D2RDY) and ITDL timing (MUXE). 
WF1 This signal is sent to PYTHIA together with the 1. level TDLs. It is used to indicate a non 
fatal error in the TDLs, For the SAT 1. level trigger this signal is the hitbit from the dummy 
latches on the two SAD modules. If one of these hitbits are not set after a STR, this indicate 
that the SAD is not connected properly or not powered and the WF1 signal will be asserted. 
WF2 This signal has the same meaning as the WF1 signal but is related to the 2. level TDLs. For 
the SAT 2. level trigger this indicates that no FDDP has replied to the request from the LTS 
for 2. level trigger data. 
38 Tbe SAT LTS decision module 
DIRDY This signal is asserted 10 icdkate valid levels on Use 1. level dala and warning flag Hue* 
(TDLs). The signal is bdd until loe Miser yes/no signal b received by the LTS on ibc TCU 
from PANDORA. The signal is generated by a latch sel by a delayed venioo of Ibe WNU1 
signal. In DELPHI this signal should be active before 2.5 u* after the BCO. The latch is reset 
by Tl_NO or TLYES. 
D2RDY This signal has the tame meaning as the DIRDY signal but is related to ibe 2. It cl TDLt. The 
signal is generated by a latch which is set by a delayed version of TLYES. In DELPHI this 
signal should be active before 35 us after the BCO. The latch is reset by T2_NO or T2-YES. 
MUXE This signal is used lo gate the trigger results from Ibe TPU lo make clean signals on tbe TDLs. 
It is a delayed version of the STR signal but with a shorter width (approximately 15 \u). It 
should always be shorter than the STR width. 
It is possible lo use trigger coincidences in the scintillator planes as a fast gate for Ihe Tracker timing 
signals rrSR#l(l:0)). This could be used lo solve the rale problems with Ihe SAT Tracker readout. The 
SAT Tracker timing and control signals are: 
LDS This signal will strobe the raw data in the Tracker. It is generated by a latch set by the rising 
edge of the PANDORA signal WNG2. The signal is being reset by TLJMO, T2_NO, power up 
reset and the falling edge of T2_YES. LDS can in addition be reset by software by writing 
"1" to Ihe CSR#1(4) bil. It can also be reset from the falling edge of Ihe BUSY signal on the 
TR7 FASTBUS line if the CSR#1(5) bit is set. 
RDS This signal will start the data transfer from the Tracker front end to the readout module in 
FASTBUS (FCMM). It is generated by a latch set by T2_YES and reset by the same signals as 
for LDS. 
INIT This signal will reset the Tracker front end. It is used as a slow master reset after power up. 
Reset of data in the Tracker before BCO is done by Ihe falling edge of LDS/RDS. The signal 
is generated as a 4.5 (is wide pulse when writing to bit 30 in CSR#0 (see section 6.2.4.1 for 
more details). 
The FDDP handshake signals are: 
FDCLK This is the buffered output from the 6.1 MHz start/stop clock which is used for the handshake 
and transfer of data from the FDDP to the LTS. 
UCF1 UnClock FIF03. When this signal is low, the FDDP will put data from FIF03 on its data 
lines. Each lime UCF1 goes low a new 16 bit data word will be placed on the bus from 
FIF03. When OR1 goes high, this signal will have two negative clock pulses on it. The first 
clock pulse will transfer the digitized total energy to the LTS-Fanout. The second clock pulse 
will transfer the 2. level total energy trigger results (TDL2(3:0)) from the FDDP to the 
LTS-Fanout. 
UCF2 UnClock FIF04. This signal has the same function as UCF1 but for the FIF04 data buffer. 
This line will have one negative clock pulse on it following the last clock pulse on UCF1 in 
time. This clock pulse will transfer additional 2. level trigger data (TDL2(7:4)) from Ihe FDDP 
to the LTS-Fanout. This data is foreseen to be used for an optional 2. level Bhabha trigger. 
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Figure 12 Block diagram for the trigger control part of the Decision Box 
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Figure 13 Timing diagram showing the local timing and control signals for a TL.YES, T2-YES phase. Time 
unit is ns. 
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6.2.3 The Trigger Processing Unit TPU 
The Triser Processing Unit (TPU) (or Ihc SAT LTS-DB doe» flexible (tost levd trigger prorening of 
Ibe raw trigger dala (rom Ibe SAT deiacior. The raw trigger dala coaetM oi Ibe bJlpallerns (rora Ibc two 
calorimeter arm» (or low and high ttaretboldt (ALrøfl) ,AH(Z»:0). CLC3Æ). CH'ZM)» and Ibc 
scintillator hil bil» (AS(5:0). CS(SÆ)). The** dala are proccued lo make Ibe eight Trigger Dala Line» 
(TDL») uied (or local and renin) tint level trigger decision. The TPU abo make» different Single Arm aod 
Quadrant triggers uicd as input to external beam monitoring tcaler». 
The main feature» of the TPU are: 
• Each trigger data processing pan of Ibe TPU if programmed by an eight bit word. These control 
words are saved in ibe FEB (or each event during FEF. 
• Eight first level Trigger Data Lines (TDLs) are produced for central processing In PYTHIA. 
• The size of the coincidence trigger segments are programmable. 
• Support (or trigger signals from scintillator trigger planes used for trigger efficiency monitoring are 
included. 
• Programmable options for 'ORing* external trigger decision signals into the TDLs. 
• Programmable options to choose which of the hitpatterns 'high* or low* to be used in generating 
vital TDLs. 
• Delayed coincidences can be made for up lo 64 bunches. 
• Eight bit programmable prescaling is included for the TDLs expected to give high rates. 
• Pattern recognition (or 24 bit high threshold bitpatterns fixed or symmetrical in •. 
• The trigger segmentation for making the TDL used as a Bhabha trigger can be dynamically swapped 
between two programmable segmentations during a programmable part of a 256 BCO interval (BCO 
allocation). 
Each TPU sub-unit consists of a data processing part and a control part. The data processing part 
consists of units making different logical combinations of the raw trigger bits. The control part is 
programmed by eight bit words which are put in the FEB together with the raw trigger data and the TDLs 
during FEF. The control words are accessible in CSR space of the LTS module when the module is not in 
RUN mode. This mode is controlled by the RUN bit in CSR#0(2). The module has to be set in RUN 
mode lo produce any trigger results! The 1. level TDLs which are outputs from the TPU is shown in lal'* 
3. 
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«AT 1. tt**l Trlfttr Data Uaee (TDLi) 
Name TDL# Function 
BBDE 0 Delayed coincidence tor high bitpetlemt for op to 64 bunches (prescaied) 
BBHH 1 Single arm coincidence for high (or low) blipelleru 
BBHL •> Mixed high/low coincidence 
BBLL 3 Coincidence for low (or high) hllpettern ('old* BHABHA TDL) 
PSCAorC 4 Prescaied single arm trigger for high (or low) hltpattems 
AilorCH 5 Single arm for high hitpatternt 
ALorCL 6 Single arm for low hitpattenu 
BBSHSS 7 An OR of mixed scintillator and calorimeter coincidence and prescaled scintillator coincidence 
TABLE 3 The I. level TDU made by the LTS TPU 
Programmable sizes for the trigger segments are needed to adjust the coplanarity requirement for the 
first level Bhabha trigger according to the background conditions. The ideal rituation would be to have no 
coplanarity requirement at all in the first level trigger. The necessary cuts would then he applied with full 
resolution offline and data samples for the background estimate could also be collected. There is a 
relatively high background from off-momentum particles at the energy thresholds used for the first level 
Bhabha trigger and some kind of coplanarity requirement is therefore needed to reduce the background 
trigger rale. The strength of the coplanarity requirement is determined by the size of the trigger segments 
in the coincidence. 
A common way to make a direct measurement of the background rate at e* e- colliders is to count the 
rale of delayed coincidences. This is a Bhabha trigger formed by the coincidence of high energy deposition 
in one arm with a similar deposition in the opposite arm after one complete revolution around the collider 
of the e* and e- bunches. The BBDE TDL has shown to give a close to direct estimate of the 
off-momentum background in DELPHI and could in principal be directly subtracted from the number of 
offline Bhabhas above the energy cut. 
An independent trigger system is needed to monitor the efficiency of the trigger based on processing of 
the calorimeter hitbits. Processing of hitbits from scintillator planes in front of each calorimeter could be 
used as such a trigger efficiency monitor. Bhabha coincidences of the fast signals from the scintillator 
planes could be used as a gale signal for the SAT Tracker. This would solve the problems of running the 
Tracker al the full BCO rate. 
The TDLs can be connected to different processing units in the TPU under control of the eight bit 
control words in the TPU CSR space. These CSRs determine which arms or thresholds hitbits are taken 
from for Ihe trigger processing and the segmentation being used. A full listing of the TPU CSRs with bit 
assignments are given in section 6.2.4.2. An overview of the programmable options possible for the 
different TDLs are given in table 4. The symbols used in this table are: 
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AL A-tUJe Low threshold hiipuiera is processed. 
AH A-side High threshold bitpaltesn is processed. 
CL C-sJde Low threshold hllpattern is processed. 
CM C-side High threshold hltpaltern is processed. 
AS A-side scintillator hitpatierns is processed. 
CS C-side scintillator hiipattcras is processed. 
* Logical AND operation (coincidence). 
+ Logical OR operation. 
D This prefix indicates processing of Delayed hilpatlems. These hitpattenu were generated by an 
event four BCOs earlier (for four bunches) and inlermedially stored for readout by the current 
BCO. 
X This means either A-side or C-åde hitbits. 
w Prefix indicating that a "Wide* coincidence is being made. Some of the processing units have an 
exus coincidence output with separate control bits for trigger segmentation. The prefix is just 
included to separate the two coincidences which are based on processing of the same hitpattems. 
psc Prefix to indicate that this part of the trigger equation is PreSCaled before it enters the final 
equation. 
ex Prefix to indicate that this is an external trigger signal received on a cable connected to an external 
trigger processor. Programmable options exist to include these signals in the TDLs with an 
OR-operation. 
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TDL# Name S%ul source Segmentation Other functions 
0 BBDE DAH'CH • AH'DCH 
15*-360* set by 
AH'DCH : CSR#..08b<2.-0> 
DAH'CH : CSR#..09b<2.-0> 




CSR#. .«<3:2>-0 fixed 360* 
AL'CL 
CSR#..04<3:2>-1 fixed yter 
wAL'CL 
CSR#..04<3:2>-2 




15*-360* tel by 
CSR#..01h<6:4> 
•n BBHL 
AL 'CH + A H ' C L 
CSR#..04<6:4>-0 
15'-360* set by 
AL'CH : CSR#..02b<2:0> 
AH'CL : CSR#..03h<2:0> 
A L ' C H 
CSR#..04<6:4>-1 
lS'-Xtr «et by 
CSR#..02h<2:0> 
A H ' C L 
CSR#..04<6:4>-2 













15"-360° set by 
CSR#..00h<2:0> 
BCO allocation 
threshold for wide 
coincidence in 
CSR#..06<7:0> 
A H ' C H 
CSR#..04<1:0>-1 
15°-360° set by 
CSR#..01h<2:0> 
AL 'CL + wAL'CL 
when #BCOs >threshoId 
CSR#. .04<l :0>-2 
15°-360° set by 
AL'CL : CSR#..00h<2:0> 
wAL'CL : CSR#..00h<6:4> 
A H ' C H + wAH'CH 
when #BCOs th resho ld 
CSR#..04<1:0>-3 
15°-360° set by 
A H ' C H : CSR#..01h<2:0> 
wAH'CH : CSR#..01h<6:4> 
4 pscAorC 
AH + CH 
CSR#. .04<7>-0 fixed 360° 8 bit prescaling 
CSR#..05h<7:0> AL + CL 
CSR#. .04<7>-1 fixed 360" 
TABLE 4 Programmable options for making the SAT LTS I. level TDLs (.. = C000 00) 
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TDL# Nunc Signal source Scfmentaiioa Ofhcr functloos 
5 AHorCH 
AH + CH 
CSR#..07<5:3>-0 fixed 360* 
AH patlero recognition 
CSR#. .07<3J>-1 AH pattern recognition U 
iymmelrical in • : 
CSR#..07<6>-0 
AH pattern recognition is 
fixed in * : 
CSR#..07<6>-1 
CH pattern recognition is 
symmetrical in • : 
CSR#..07<7>-0 
CH pattern recognition is 
fixed in • : 
CSR#. .07<7>-1 
AH pattern is in 
CSR#..10<23Æ> 
CH pattern is in 
CSR#..0F<23:0> 





AH + CH pattern 
recognition 
CSR#..07<5:3>-4 
A H ' C H pattern recognition 
CSR#..07<5:3>-5 
6 ALorCL 
AL + CL 
CSR#..07<2:0>-0 fixed 360» 
AH pattern recognition 
CSR#..07<2:0>-1 AH pattern recognition is 
symmetrical in • : 
CSR#. .07<6>-0 
AH pattern recognition is 
fixed in • : 
CSR#. .07<6>-1 
CH pattern recognition is 
symmetrical in $ : 
CSR#. .07<7>-0 
CH pattern recognition is 
fixed in $ : 
CSR#. .07<7>-1 
AH pattern is in 
CSR#..10<23:0> 
CH pattern is in 
CSR#..OF<23:0> 





AH + CH pattern 
recognition 
CSR#..07<2:0>-4 
A H ' C H pattern recognition 
CSR#..07<2:0>-5 
TABLE 4 Programmable options for making the SAT LTS 1. level TDLs (.. = C000 00) [continuedJ 
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TDL# Name Signal source Segmentation Other function» 
7 BBSHSS 
nscAS'CS + (AS'CH + AH'CS) 
CSR#..0A<5:«>«0 
60>-360* wl by 
AS'CS : CSR#..OAh<l:0> 
XS'XH : CSR#..OAb<3:2> 
pscAS'CS 
CSR#..0A<5:4>-1 
«r*-3«r let by 
CSR#..OAh<l:C> 
AS'CH + AH'CS 
CSR#..0A<5:4>-2 
W-3W set by 
CSR#..0Ah<3:2> 8 bit pretcaling for 
AS'CS in 
CSR#..05h<7:0> 
AS pattern it in 
CSR#..0D<5:0> 
CS pattern is in 
CSR#..0E<5:0> 
pscAS'CS • 
(AS'CH + AH'CS) 
CSR#..0A<5:4>-3 
6rr-36C set by 
AS'CS : CSR#..OAh<l:0> 
XS'XH : CSR#..0Ah<3:2> 
If CSR#..0Ah<l:0>-3 
Ihen pscAS'CS is used for 
pattern recognition 
AS'CS pattern coincidence is 
symmetrical in • : 
CSR#..0A<7:6>-0 
AS'CS pattern coincidence is 
fixed in p : 
CSR#..0A<7:6>-1 
AS + CS pattern recognition 
is symmetrical in * : 
CSR#..0A<7:6>-2 
AS + CS pattern recognition 
is fixed in $ : 
CSR#..0A<7;6>-3 
TABLE 4 Programmable options f or making the SAT LTS 1. level TDLs (.. = C000 00) {continued] 
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6.2.3.1 The data processing units 
The TPU trigger data processing makes different logical combinations of the trigger hitpalterns from 
the SAT. These are the two 24 bit hitpattems for high or low discriminator thresholds from each 
calorimeter arm (A-side and C-side) and the two 6 bit scintillator hitpatlcrns. This section gives an 
overview of the possible logical combinations of trigger hitpatlems. The detailed logical equations for these 
combinations are given in appendix A. 
6.2.3.1.1 Data processing units for the calorimeter coincidences 
BHAB30 Coincidence between 24 x 30° overlapped trigger segments in the two arms. 
DHAB45 Coincidence between 12 x 45° overlapped trigger segments in the two arms. Trigger segments 
are extended to 45° by making an OR of 2 triggerbits from 30° segments. 
BHAB60 Coincidence between 8 x 60° overlapped trigger segments in the two arms. Trigger segments 
are extended to 60° by making an OR of 3 triggcrbits from 30° segments. 
BHAB75 Coincidence between 6 x 75° overlapped trigger segments in the two arms. Trigger segments 
are extended to 75° by making an OR of 4 triggerbits from 30° segments. 
BHAB105 Coincidence between 4 x 105° overlapped trigger segmenis in the two arms. Trigger segments 
are extended to 105° by making an OR of 6 triggerbits from 30° segments. 
BHAB360 Coincidence between 1 x 360° overlapped trigger segments in the two arms. Trigger segments 
are extended to 360° by making an OR of 24 triggerbils from 30° segments. 
BIIAB3060 Coincidence between 30° overlapped trigger segments in one arm with 60° trigger segments in 
the other arm and vice versa. Trigger segmenis are extended to 60° by making an OR of 3 
triggerbits from 30° segments. 
BHAB15 Coincidence between 24 x 15° non overlapped trigger segments in the two arms. NB! Jumpers 
for making overlapped analog sums in the SAD modules must be removed in order to make 
this a valid BHABHA trigger. 
ASINGA Single arm trigger for the A-side. An OR of all the 24 A-side triggerbits. 
CSINGA Single arm trigger for the C-side. An OR of all the 24 C-side Iriggerbits. 
AQUAD A-side trigger bits ORed together in groups of six bits to make four overlapping quadrants 
for background and machine monitoring (00 -03). 
CQUAD C-side trigger bits ORed together in groups of six bits to make four overlapping quadrants 
for background and machine monitoring (Q0 -Q3). 
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Figure 14 LTS TPU calorimeter coincidence triggers 
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BHAS12 
6.2.3.1.2 Dau processing units for scintillator and calorimeter coincidence triggers 
BHAS60 Coincidence between 6 x 60* non overlapped scintillator trigger segment! in the two arms. 
Coux-idence between 3 x 120* non overlapped scintillator trigger segments in the two arms. 
Trigger segments are extended to 120* by making an OR of ftriggcrbits from 60* segments. 
BHAS36 Coincidence between 1 x 360* scintillator trigger segments in the two arms. Trigger 
segments are extended to 360* by making an logical OR of the 6 triggerbiu from 60* 
segments. 
BHAS60AC Coincidence between 6 x 60* non overlapped scintillator trigger segments on the A-side 
with 6 x 60* non overlapped calorimeter trigger segments on the C-side. Trigger segments 
arc extended lo 60" on the calorimeter side by making an OR of 3 Iriggerbiis from 30* 
segments. 
BHAS60CA Coincidence between 6 x 60° non overlapped scintillator trigger segments on the C-side 
with 6 x 60° non overlapped calorimeter trigger segments on the A-side. Trigger 
segments are extended to 60° on the calorimeter side by making an OR of 3 triggerbils 
from 30° segments. 
BHAS12AC Coincidence between 3 x 120° non overlapped scintillator trigger segments on the A-sidc 
with 6 x 60° non overlapped calorimeter trigger segments on the C-side. Trigger segments 
are extended to 120° on the scintillator side by making an OR of 2 triggerbits from 60° 
segments. Trigger segments are extended lo 120° on the calorimeter side by making an OR 
of 7 Iriggerbiis from 30° segments. 
BHAS12CA Coincidence between 3 x 120° non overlapped scintillator trigger segments on the C-side 
with 6 x 60° non overlapped calorimeter trigger segments on the A-side. Trigger segments 
are extended lo 120° on the scintillator side by making an OR of 2 Iriggerbits from 60° 
segments. Trigger segments are extended to 120° on the calorimeter side by making an OR 
of 7 triggerbits from 30° segments. 
BHAS36AC Coincidence between 1 x 360° scintillator trigger segment on the A-side with 1 x 360° 
calorimeter trigger segment on the C-side . Trigger segments are extended to 360° on the 
scintillator side by making an OR of the 6 triggerbits from 60° segments. Trigger segments 
are extended to 360° on the calorimeter side by making an OR of the 24 triggerbils from 
30° segments. 
BHAS36CA Coincidence between 1 x 360° scintillator trigger segment on the C-side with 1 x 360° 
calorimeter trigger segment on the A-side . Trigger segments are extended to 360° on the 
scintillator side by making an OR of the 6 triggerbits from 60° segments. Trigger segments 
are extended to 360° on the calorimeter side by making an OR of the 24 triggerbits from 
30° segments. 
BIIAS30AC Coincidence between 6 x 60° scintillator trigger segments on the A-side with Ihe 6 
central 30° segment in the opposite 60° calorimeter trigger segments on the C-side. 
BHAS30CA Coincidence between 6 x 60° scintillator trigger segments on the C-side with the 6 
central 30° segment in the opposite 60° calorimeter trigger segments on the A-side. 
PATMOD This module can recognize scintillator trigger bitpatterns. The scintillator triggerbits are 
compared to the contents of two six bit registers loaded via FASTBUS. 
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Figure IS LTS TPU scintillator and calorimeter coincidence triggers. 
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6.2.3.2 A typical TPU whip 
The n<~» important parts of a typical setup for the TPU as used by the SAT trigger system during 
autumn 92 is given. The SAD thresholds was set to 11 GeV for low and 30 GeV for nigh. This setup i 
used to give a total rate for luminosity triggers pasting all trigger levels of - 0.5 Hz [38). 40-50% of all first 
level triggers generated with this setup was accepted by the offline analysis. 
BBDE A segmentation of 30* is used. This segmentation have to be equal to the BBLL segmentation 
to measure the background for this primary Bhabha trigger. 
BBHB No segmentation (360*) is used for this trigger to give as good efficiency as possible with the 
high threshold used. This trigger is almost noise free like this so no segmentation is needed. 
BBLL A segmentation of 30° is used for this primary Bhabha trigger based on the low SAD 
threshold. This gives a rate which is 40-50% higher than the BBHH rate. 
BBHL 60° segments are used foi both AL&CH and AH&CL. This trigger is used as a control of 
BBHH and BBLL. It hi_, less strict energy requirements than BBHH and less strict geometrical 
requirements than BBLL. 
pscAorC The high threshold is used and no prescaling is done locally. Central prescaling is done in 
PYTH1A because the trigger group wants central control over the trigger rate. This trigger is 
used directly in the second level decision and needs to be prescaled according to våning beam 
conditions and rates of other triggers. Prescaling factors between 5 and 100 have been used 
dur.ng 1992 to limit the deadtime. DELPHI starts to get large deadlimes (10%) when the 
T2_YES rate gets > 4.5 Hz. 
6.2.4 The LTS CSR and data space 
6.2.4.1 CSRs for timing and control 
The LTS contains various programmable options for the timing and control of the different trigger and 
readout sequences. These options are programmed by the contents of CSRs. The CSRs used for liming and 
control in the LTS are: 
CSR#0h Mandatory FASTBUS CSR which includes user defined bits. The bit assignments are shown in 
table 5. All bits in CSR#0 are implemented except for CSR#0(19,3): Deallocate/Allocate, 
CSR#0(14): Parity Error and CSR#0(15): Active. The reset of the CSR#0 bits is done 
according to the specifications given in table 8.18 in the FASTBUS standard. All the 
implemented Set bits in CSR#0(15:0) are reset by writing to their corresponding Clear bits in 
CSR#0(31:16) as specified by the FASTBUS standard. 
CSR#lh Register with TDL masks for local decision and control of the Front End timing signals. Bit 
assignments in table 6. 
CSR#10h Playback register for C-side low hitpattems, CL(23:0). 
CSR#llh Playback register for C-side high hitpatterns, CH(23:0). 
CSR#12h Playback register for A-side low hitpatterns, AL(23:0). 
CSR#13h Playback register for A-side high hitpatterns, AH(23:0). 
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CSR#14h LDS prescaler and control biu (or local decision. Bil asajgnmenis in table 7. 
CSR#15h This register controls the FEF and Next Event Identification Done (KETD) phase and reads 
the TDL warning flags. Bit assignments in table 8. 
CSR#16b This eight bil register is used for storing the accounting number ACC#(7:0). 
CSR#0 
Bit field Value Function Access 
0 - This error flag is set if an invalid internal addresses or an invalid access to internal addresses are decoded. 
Read/ 
Write 
1 - Enable logical address mode. 
2 
-
RUN bit. When this bit is set the module is ready lo receive 
trigger dala. Write access to some registers will be forbidden. 
4 - Service Request (SR) assertion enabled. 
5 - SR asserted. This bit is set if the BSY signal is set low (on T2_YES) and CSR#0(4) is on. 
6 -
PB bit. Enable playback of test data for the calorimeter and 
scintillator hitpatterns from CSR#10h - CSR#13h, 
CSR#CO00O0OD(21:16) and CSR#C000000E(21:16). 
7 - Writing a "1" to this bit while T2.YES is high will set the NELDONE(O) line high. Writ? only 
(9:8) 
0 FEB pointer fixed at 0. 
Read/ 
Write 
1 TR lines TR(2:1) is used as FEB pointer source. 
2 ACC#(1:0) from Pandora N7 cable is FEB pointer source. 
3 CSR#16h(l:0) is FEB pointer source. 
(11:10) 
0 
DB front LED monitor signals are: RUN, PB, WF2, 
FEBOWR. 
Fanout front LED monitor signals are: TDL1(3:0). 
1 DB Front LED monitor signals are: NEID(0:3) Fanout front LED monitor signals are: TDL1(7:4) 
2 DB Front LED monitor signals are: TCLI(0:3). 
Fanout front LED monitor signals are: TDL2(3:0). 
3 
DB Front LED monitor signals are: FIP_ACN, TR7, BBLL, 
FBBSS. 
Fanout front LED monitor signals are: TDL2(7:0). 
TABLE 5 CSR#0 bil assignments. 
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CSRM 
Billield Value Function Access 
12 -
Error bit (FEBOWR) indirallng thai the event dau in the 
FEB has been overwritten by new event data before the 
FEFC (FTP) has read the previous event. Read/ Write 
13 - When this bit is set. ACC#(7K)) from the Pandora N7 cable will be placed in the FEB wordJO (7*)) during FEF. 
(29:16) - Writing a *1* lo these bit positions will reset the corresponding bit» in CSR#0(13.-0). 
Write only 
30 -
Reset. The module will be reset when a 1* is written lo this 
position . A 4 Jus wide INIT pulse is generated for the SAT 
Tracker. 
(31:16) - Manufacturer's ID and Device type: 68F8 Read only 
TABLE 5 CSR0O btr assignments, {continued] 
CSR#1 Controls the Front End limine signals 
Bit field Value Function Access 
(1:0) 
0 Tracker LDS prescaler clock is WNG2 falling edge. Prescaling factor » register value + 1. 
Read/ 
Write 
1 Tracker LDS prescaler clock is CLK_BCO rising edge. Prescaling factor - register value, register value > 0. 
2 Tracker LDS prescaler clock is BBSS (fast) rising edge. Prescaling factor - register value, register value > 0. 
3 Tracker LDS prescaler clock is BBLL rising edge. Prescaling factor - register value, register value > 0. 
2 
0 PANDORA WNG1 is used to generate the SAD strobe signal (_STR). 
1 An ungated warning signal (UGWNG1) based on CLK_BCO is used to generate the SAD strobe signal (_STR). 
3 
0 The ungated SAD strobe signal is free running while the T2_YES signal is high. 
1 The ungated SAD strobe signal is suppressed when the T2.YES signal is high. 
TABLE 6 Register for Front End timing control and TDL masks for local decision. 
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CSR#I Ccatrob Ik* Frwtf Ead Hi» lag aigaals 
Bil Odd Value Function Access 
4 
0 No effect. 
Write only 
1 The Tracker RDS and LOS tuning signals wU be react by this write operation. 
5 




The Tracker RDS and LDS signals will be rcsel by the falling 
edge of the BUSY signal on the TR7 Fastbus line. NEID(l) 
will be set - ISO |is afterwards if enabled. 
7 
0 The LDS prescaler factor register, CSR#14b(7:0), functions 
as a normal read/write register. 
1 The LDS prescaler counter contents will be read back in 
CSR#14h(7:0). 
(15:8) - 1. level local decision TDL mask. 
(23:16) - 2. level local decision TDL mask. 1 
TABLE 6 Register for Front End timing control and TDL masks for local decision, (continued) 
CSR#14 LDS prescaler and local decision control and status Access is Read/Write 
Dit field Value Function 
(7:0) - Tracker LDS signal prescaler value. If CSR#1(7) - ' 1 " , the contents of the prescaler counter will be read back. Prescaling factor: see CSR#1(1:0). 
8 
0 2. level TDLs are used for 2. level trigger decision in Local Normal mode. 
1 1. level TDLs are used for 2. level trigger decision in Local Normal mode. 
9 
0 Local 1. level decision is based on 1. level I D L s . 
1 Local 1. level decision is fixed to T1_YES. 
10 
0 Local 2. level decision is based on 2. level TDLs (if bit 8-0). 
1 Local 2. level decision is fixed to T2_YES. 
11 
0 The Latched TCLI signals will be reset by the falling edge of T2_YES. 
1 The latched TCLI signals will be reset by this write operation. 1 
TABLE 7 Register for LDS prescaler and local decision control. 
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CSB#I5 Coalrol* lh* FEF ami NEIO pbaw 
Bil field Value Function Access 
0 1 Timing offsei monitors are calibrated by the CLK3 signal. 
Read/ 
Wriic 
4 1 NEID(O) mask. Writing '1* to CSRHKX7) while T2.YES it high will set NEIXX.O). 
5 1 NEID(l) mask. A high to low transition on TR7 (BUSY) while T2.YES is high will set NEID(l). 
6 1 
NE1D(2) mask. A low lo high Iransilion on Ihe local 
LTS-DB busy signal (_BSY) while T2.YES is high will set 
NEID(2). 
7 1 
NEID(3) mask. A low to high transition on the FTP 
Acknowledge signal (FIP_ACN) while T2_YES is high will 
set NEtt>(3). 
8 - 1. level TDLs warning signal (WNG1) status latched by D1RDY. 
Read only 
9 - 2. level TDLs warning signal (WNG2) status latched by D2RDY. 
TABLE 8 Register controlling the FEF and NELDONE phase. 
6.2.4.2 The TPU CSRs 
The Trigger Processing Unil (TPU) for the SAT LTS-DB is made of eight Erasable Programmable 
Logic Devices (EPLDs). The circuits are of the EPM5XXX type made by Altera. The TPU provides 
flexible first level trigger processing of Ihe raw trigger data from the SAT detector. The four 24 bil buses 
for trigger data are tristare buses connected lo three sources depending on the status of the RUM and PB 
(PlayBack) bits in the LTS CSR#0: 
System Bus When RUN-0 and PB-0 the trigger data buses can be used by the system to load 
and read internal registers in the TPU circuits. 
Playback Registers When RUN=1 and PB-1 the trigger data buses are connected to the outputs of 
four hitpattern playback registers. 
Raw trigger data When RUN-1 and PB-0 the trigger data buses are connected lo the raw trigger 
data inputs from the SAD modules. 
There are six different EPLDs used in the TPU. These EPLDs make the six sub-unils of the TPU: 
TPU1 Makes the coincidence and single arm triggers for equal discriminator settings in the two arms. 
TPU2 Makes a coincidence trigger for different discriminator settings in the two arms, ll also makes 
quadrant single arm triggers for beam monitoring. 
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TPU3 b • control unit reeervinj the outpuu from TPU1 and TPU2 prodacnc aht of ife* ejfhi T D U u 
be sent lo PYTH1A. 
TPU4 Maket delayed coincidence triggers for the two umt. 
TPU5 This module makes coincidences bated on the scintillator and calorimeter trigger biu for trigge 
efficiency monitoring . 
TPU6 This is a pattern recognition circuit which recognize 24 bit bilpaltem» fixed or symmetrical in •. 
Each TPU sub-unit consul of a data processing part and a control pan. The control word» an 
accessib.. in the LTS module CSR space when the module it D2l "> RUN mode. The CSR address tpao 
C000 OCKJOO - C000 OOlOh is used for the TPU control registert (for a (".elailed description of bit attignmenti 
see ref. |16]): 
CSRJCCOOO OOOOh AL'CL coincidence: This register controls the segmentation used for the coincidence 
of hitpattems for low thresholds AL'CL and wAL'CL. It alto controls if the resuli 
from the external trigger input exAL'CL is to be included in the coincidence. 
CSR#C000 OOOlh AF.'CH coincidence: This register controls the segmentation used for the coincidence) 
of hitpatiems for high thresholds AH'CH and wAH'CH. It also controls if the result 
from the external trigger input exAH'CH is to be included in the coincidence. 
CSR#C0OO 0002h AL'CH coincidence: This register controls the segmentation used for the mixed 
coincidence of hilpatterns for low and high thresholds AL'CH and w AL'CH. II 
controls which of the two hitpattems AL(23:0) or CH(23:0) to be used for making the 
four quadrant trigger signals. It also conlrols if the result from the external trigger 
input exAL'CH is lo be included in the coincidence. 
CSR#C0O0 0003h AH'CL coincidence: This register controls the segmentation used for the mixed 
coincidence of hitpattems for high and low thresholds AH'CL and wAH'CL. It 
controls which of the two hitpattems AH(23:0) or CL(23:0) to be used for making 
the four quadrant trigger signals. It also controls if the result from the external trigger 
input exAH'CL is to be included in the coincidence. 
CSR#COOO 0004h TDL MUX CONTROL: This 8 bil register controls the multiplexers connecting the 
outputs from the processing units to the TDLs. 
CSR#C000 0005h SIARM PRESCALER: This register is an 8 bit prescaler for the single arm TDL(4). 
The prescale factor is given by the value written in the register. If for instance the 
value 5 is written in the register, ever)' fifth single arm trigger will propagate to the 
TDL. If 1 is written, no prescaling will be done. If 0 is written, no single arm triggers 
will propagate lo the TDL. 
CSR#C000 0006h BCO ALLOCATION: This register sets the ratio between the numbers of BCOs 
allocated to straight coincidence (AL'CL or AH'CH) and wide coincidence included 
(AL'CL + wAL'CL or AH'CH + wAH'CH) for making the BBLL TDL signal. If 
the contents of the 8 bit BCO counter is £ this number, all BBLI triggers will be 
taken from the straight coincidence. When the BCO counter contents gets bigger than 
this number, all BBLL triggers will be taken from an OR of the wide and straight 
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coincidences. In ihit case ibe WIDE bit b set. The WIDE Ml will be included in the 
FEB trigger data together with the TDLs. This oil can be used in the offline analysis 
lo determine the trigger segmentation used for each event. 
CSR#C000 0007b TDUS.o'i MUX CONTROL: This 8 bit regisler selects the trigger processor results to 
be connected to the TDLs 5 and 6. This can be an OR of the single arm signals 
(AL+CL, AH+CH) or a combination of signals from the pattern recognition unil. 
CSR#C000 OOOSb AH'DCH coincidence: This register controls the segmentation used for the 
coincidence between the delayed C-side hitpattems and the current A-dde 
hitpatlems for high thresholds, AH*DCH. It also controls if the result from Ihe 
external trigger inpul exAL'DCL is to be included in the coincidence. 
CSR#CO0O 0009h DAH'CH coincidence: This regisler conlrols the segmentation used for the 
coincidence between the delayed A-side hitpattenu and the current C-side 
hitpatterns for high thresholds, AH'DCH. It also controls if the result from the 
external trigger input exDAL'CL is lo be included in the coincidence. 
CSR#CO0O OOOAh TDUT) MUX CONTROL: This register connects one of the mixed scintillator 
calorimeter data processing unit outputs to TDL(7). 
CSRtPCOOO OOOBh BBDE PRESCALER: This register is an 8 bit prescaler for the delayed coincidence 
trigger signal. 
CSR#C0O0 OOOCh AS'CS PRESCALER: This register is an 8 bit prescaler for the scintillator 
coincidence trigger signal. 
CSR#C000 OOODh A-side Scintillator PLAYBACK and PATTERN: This register contains a six bit word 
for A-side scintillator trigger bits to be used in playback mode (PB-1) and a six bit 
word for the bit pattern used by the PATMOD trigger data processor. 
CSR#CO0O OOOEh C-side Scintillator PLAYBACK and PATTERN: This register contains a six bit word 
for the C-side scintillator trigger bits to be used in playback mode (PB-1) and a six 
bit word for the bit pattern used by the PATMOD trigger data processor. 
CSR#C000 OOOFh CH pattern recognition: 24 bit pattern register (to be compared with CH(23:0)). 
CSR#C000 OOlOh AH pattern recognition: 24 bit pattern register (to be compared with AH(23:0)). 
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6.2.4 .3 Data space 
The LTS data space is split in three areas: 
FEB 2K x 32 bit word memory containing the four buffer locations in the FEB 000 - 7FFh. The 
four buffers locations ire filled with data at T2.YES. The format of the data is shown in table 
9. 
DELC 256 x 24 bit word memory used for storing bitpattems from C-side high threshold for making 
delayed coincidences. 4000 0800b - 4000 08FFh. These locations can only be accessed while 
RUN - 0! 
DELA 256 x 24 bit word memory used for storing hilpatterns from A-fide high threshold for making 
delayed coincidences. 4000 0900h - 4000 09FFh. These locations can only be accessed while 
RUN - 0! 
Some of the data in the FEB are included to monitor the performance of the readout system: 
6.2.4.3.1 Deadtime counters 
Hitpattems from the SAD modules can only be generated if the STR (STRobe) signal is sent to these 
modules. The STR signal is normally generated by the PANDORA (WNGl) and is therefore gated by the 
readout of the system. This means that Bhabha events can potentially be lost during deadtime (lost BCOs) 
at TL.YES + T2_NO (one BCO lost) and T2_YES (several SCOs lost). An option exist for generating the 
STR signal at each BCO independent of the readout of the experiment (CSR#1(2)). This is done by 
making an ungated WNGl signal (UGWNGl) based on the CLK_BCO signal which is generated at each 
BCO. The delay CLK_BCO - > UGWNGl can be ..djusted by at potmeter on the front panel of the 
LTS-Fanout. In this case new hitpattems will be sent to the LTS at each BCO and new 1. level TDLs will 
be produced by the TPU at each BCO. These TDLs can then be counted deadtime free by scalers 
connected to the LTS. 
The BBLL signal (TDL(3)), normally used as the BHABHA trigger, will be counted in two 7 bit 
counters during deadtime and the results will be placed in the FEB data. FEB word#0(22:16) contains the 
BBLL triggers counted during the deadtime of the previous T2_YES phase. The counter is reset when all 
trigger data in the LTS is transferred to its FEB (FEF). FEB word#6(22:16) contains the BBLL triggers 
counted during the deadtime of the previous TT_YES, T2_NO phases. This counter is reset at the falling 
edge of T2_YES. 
6.2.4.3.2 Timing offset monitors 
Some time gitter have been seen on the timing signals from the PANDORAs compared to the signals 
from the beam pickup. If this time gitter is big (> 50 ns), it might influence the energy resolution of the 
SAT calorimeter via the WNG0 signal. WNG0 is used as a track and hold at the calorimeter signal peak 
maximum. A simple offset monitor for the WNG0 signal compared to CLK_BCO is implemented with a 
range of 31 delay intervals of - 15 ns each. A potmcter at the LTS-Fanout front panel is used for adjusting 
the initial CLK-BCO <-* WNG0 offset to the middle of the delay range (to detect ± offsets). The offset 
monitor can be calibrated by using the programmable delay of CLK3 from PANDORA (CSR#15h(0)). The 
WNG0 offset monitor results can be found in FEB word#0(28:24). 
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A similar offset monitor is implemented for the relative offset of Ibe UOWNOl und WNOl signals. 
This offset monitor result can be found In FEB word#6(28:24). 
The FEB data format In data space: 000h-019b, 200b-219h, 400h-419h, (00fa-619b 
Word* Bit field Data 
0 
(7:0) ACC#(7:0) : Accounting number. From CSR#16h(7:0) or PANDORA N7 cable (option controlled by CSR#0(13)). 
(22:16) Deadtime BBLL triggers counted during previous T2-YES phase. 
(28:24) WNGO < - > BCO timing offset monitor. 
1 
(15:8) 1. level TDLs. 
(23:16) 2. level TDLs. 
(29:24) Bunch label (counted CLK_BCOs). 
30 TPU3 WIDE bit. 
31 Prescalcd Tracker LDS signal. 
-> (23:0) CL(23:0) : Hitpattems C-side, low threshold (CSR#10h if PB - 1). 
3 (23:0) CH(23:0) : Hitpatlerns C-side, high threshold (CSR#l lh if PB - 1). 
4 (23:0) AL(23:0) : Hitpatterns A-side, low threshold (CSR#12h if PB - 1). 
5 (23:0) AH(23:0) : Hitpatterns A-side, high threshold (CSR#13h if PB - 1). 
6 
(5:0) SCIC(5:0) : Hitpatterns for C-side scintillator plane, (CSR#C000 OOOEh (21:16) if PB - 1). 
6 SICS: Scintillator single arm C-side (no prescaling, no playback). 
7 SIAS: Scintillator single arm A-side (no prescaling, no playback). 
(13:8) SCIA(5:0) : Hitpatterns for A-side scintillator plane, (CSR#C000 OOODh (21:16) if PB - 1). 
14 BHAS60 : Coincidence between 60° scintillator trigger segments. 
15 FBBSS : Fast BHABHA scintillator trigger for optional Tracker gating. 
(22:16) Deadtime BBLL triggers counted during previous T1_YES, T2_NO phases. 
(28:24) Ungated WNG1 < - > _STR liming offset monitor. 
7 (19:0) CSR#lh contents. 
TABLE 9 The F"B data formal. 
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The FEB data formal ia «Uta «paw: 000h-019h, 200h-219h, 400h-41ft, «OOa-ilMi 
Word# Bit Geld Data 
8 (23:0) CSR#14h contents. 
9 (11:0) CSR#15h contents. 
10-24 (7:0) CSR#C0O0 0000h(7:0) - CSR#CO0O 0O0Eh(7:O) contentt, TPU control 
words (taken from TPU shadow registers). 
25 (31:0) CSR#0h contents. 
TABLE 9 The FEB data format, {continued} 
6.2.5 The PANDORA < - > LTS connections 
The LTS connects to the PANDORA trigger control cable buses (differential ECL). A detailed 
description of these buses is given in ref. [10]. The Nl connector connects to the PANDORA Local 
Trigger Control Lines (LTCLs) carrying the WNGs and CLKs timing signals. The timing signals used by the 
LTS are : 
WNG0 : WNG0 is used as a Track and Hold (T/H) signal for the ADC boards. At its rising edge this 
signal will sample the shaped signals coming from the SAT calorimeter. It should be adjusted 
relative to the BCO to activate the ADC T/H signal when the calorimeter pulse is at its 
maximum. WNG0 is used for timing purposes in the LTS. 
WNG1 : WNG1 is used as the Strobe signal (STR) for the SAD modules. Its rising edge will strobe the 
discriminator bits in the SAD modules. The falling edge of WNG1 will generate a clear signa 
(CLR) for the SAD discriminators. The WNG1 signal should be set high when the analog 
(rigger sum is at its maximum and set low - 1 us before the next BCO. 
WNG2 : WNG2 sets the LDS signal used to strobe the raw data in the SAT Tracker. 
WNG3 : WNG3 is used by the FDDP module to sample the analog trigger sums from the SAD 
modules. Its rising edge should be adjusted to be in coincidence with the analog trigger sum 
peak maximum. 
CLK3 : CLK3 is used to calibrate the. timing offset monitors. 
The N2 connector connects to the PANDORA LTCLs. These lines are: 
TRJENB : PANDORA sets this level to tell the LTS to produce a local trigger decision. 
Tl_NO : The trigger decision on the first level was negative. In the LTS this signal is used for timing 
purposes. 
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TX.YES : The trigger decision on the first level was potilive. In the LTS this signal is used for timing 
purposes. 
T2_NO : The trigger decision on the second level was negative. In the LTS this signal is used for liming 
purposes. 
T2JYES : The trigger decision on the second level was positive. In the LTS this signal is used for timing 
purposes. The rising edge of TZ.YES will start FEF. The falling edge of T2_YES will generate 
an internal clear pulse which will reset the LTS. 
The N4 connector connects to the PANDORA NELDONE 16 line bus. PANDORA sets Front End 
Ready (FE_RDY) and resets T2.YES when the status of the NELDONE lines is equal to the contents of 
its CSR register COOO 0015h(15:0). The LTS uses four NELDONE bus lines NEED(3:0). These lines are 
connected to the outputs of four D-latches where T2_YES is connected to the D-input and the NEID 
sources are connected to the CLK inputs via a mask bit. The four bit mask in LTS CSR#15h(7:4) is used 
to disable/enable the different NETD sources in the LTS. The four NEID sources are: 
NEID(O) : This line is set by writing a ' 1 * to CSR#0(7) when TLYES is high. It is foreseen as an 
optional way for the FEF Controller (FEFC/FIP) to tell the PANDORA when data from all 
front end modules have been transferred to the FEBs. 
NEID(l) : TR7 BUSY. This line is set by the rising edge of the wired OR ECL busy signal on the 
FASTBUS line TR7 when TLYES is high. The last module in the crate reseting its bus}' 
signal will set the NEID(l) line. This line is used by the modules FDDP, OFB and FCMMs 
to indicate that their data is transferred to their internal FEBs. 
NEID(2) : LTS BUSY. This line is set by the rising edge of the internal LTS busy signal when TLYES 
is high. It indicates that the LTS has transferred the first level trigger data from the front 
end to its internal FEB. 
N L ' T J ^ ) : FIP acknowledge. This line is set by the rising edge of the FIP acknowledge signal when 
T2_YES is high. The acknowledge signal is used by the FTP to indicate that all front end 
modules in the SAT DAS are ready to take a new event. This signal is received by the LTS 
from the FIP as a NIM signal on a Lemo cable. The cable is connected to the front of the 
LTS-Fanout. 
The SAT Tracker is reset by the falling edge of its timing signals RDS/LDS after a readout. This reset 
has shown to introduce some noise transients in the calorimeter analog trigger sums. This noise might 
introduce fake triggers if there is not sufficient delay from the RDS/LDS falling edge to the next active 
BCO. The software reset of RDS/LDS via CSR#1(4) can be used to control this delay but this advis 
overhead to the FEF time. The RDS/LDS can be reset as soon as the Tracker readout modules, the 
FCMMs, have received the Tracker raw data after a T2_YES. A FCMM indicates its end of readout by 
removing its BUSY signal from the wired OR TR7 line. An option is therefore included for automatically 
reset of the RDS/LDS signals by the falling edge of TR7 BUSY if the CSR#1(5) bit is set. The NEID(l) 
line will then be set - 150 us after the BUSY signal on TR7 has been reset. This will assure a minimum 
delay of - 150 us between the Tracker reset and the next active BCO. 
The N7 connector connects to the PANDORA Accounting number bus ACC#(7:0). This number is 
incremented by the PANDORA at each TtLYES. Its two least significant bits are used as a buffer pointer 
in the FEB. These two bits are also connected to the FASTDUS lines TR2 and 1R1 by the LTS. TR-lines 
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TR2 and TR1 can then be used as FEB pointers for other front end modules in the crate which read these 
lines. ACC#(7:0) from the PANDORA N7 cable can be placed in the LTS FEB wo>d#0(7:0) if the 
CSR#0(13) bit is set. 
6.3 The Fanout module 
This is a two units wide FASTBUS module made of a 4 layer printed circuit board. The board is 
mounted on top of the DB board. It connects to the DB board via two 64 pin connectors and do not 
respond to the FASTBUS protocol signals. A block diagram of the Fanout module is shown in fig. 16. 
The main purpose of the Fanout module is to provide drivers and connector space for the cables 
connecting the LTS to the outside world. It receives the scintillator hitpattems, the external trigger result 
signals and the FDDP 2. level trigger data as inputs. It delivers the TDLs, the total energy, the Tracker 
timing signals and the scaler signals as outputs. The 2. level TDLs which the FDDP delivers to PYTHIA 
via the LTS-Fanout is shown in table 10. 
6.3.1 The 2. level TDLs 
The LTS Fanout receive 2. level trigger data results from the connection to the FDDP 16 bit FIFO out 
data port. These trigger result signals are converted to ECL and sent to PYTHIA. They consist of the 2. 
level TDLs and the 16 bit total energy word. The TDLs are shown in table 10. The total energy output was 
foreseen to be connected to a central trigger processor which makes a total energy trigger for DELPHI. 
This trigger has so far not been implemented. 
SAT 2. level Trigger Data Lines (TDLs) 
Name TDL# Function 
SAFWTELO 0 The total energy in the C-side calorimeter arm is above the low energy threshold. This result is computed by the FDDP. 
SAFWTEHI i The total energy in the C-side calorimeter arm is ahove the high energy threshold. This result is computed by the FDDP. 
SABWTELO 2 The total energy in the A-side calorimeter arm is above the low energy threshold. This result is computed by the FDDP. 
SABWTEHI 3 The total energy in the A-side calorimeter arm is above the high 
energy threshold. This result is computed by the FDDP. 
BHABHA 4 The FDDP has processed the digitized analog trigger sums and 
.found-a BHABHA trigger candidate. 
- 5 Free for use 
- 6 Free for use 
- 7 Free for use 
TABLE 10 The 2. level TDLs generated by Ike FDDP 
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6.3.2 The trigger rate monitors 
The Fanout provide ECL outputs for trigger signals used for online monitoring of the trigger rates in 
the experiment. These outputs are connected to a FASTBUS scaler module in the DAO crate and to a 
scaler module in the central crate for machine monitoring. The FASTBUS scaler in the DAQ crate is used 
to monitor the local trigger rales and is read out together with the other front end modules al T2.YES. 
The LTS can optionally make trigger results at each BCO by using timing signals which are ungated by 
the experiment (CSR#1(2)). When this option is enabled, the scalers can monitor the beam via the SAT 
trigger signals independent of the status of the DELPHI DAS. This is a useful feature in the cases when 
the DELPHI DAS is not running or has an unpredictable deadlime. 
Name Chn.# Function 
AH 0 Any A-side high threshold hitbits set 
CH 1 Any C-side high threshold hitbits set 
AL 2 Any A-side low threshold hitbits set 
CL 3 Any C-side low threshold hilbits set 
T1_YES_I 4 T1_YES from local trigger decision 
T2_YES_I 5 T2_YES from local trigger decision 
TDL2(4) 6 2. level Bhabha trigger 
TDL2(5) 7 Optional signal used by the FDDP as a tag for the detection of special data conditions like "high pulses" 
AS 8 Any A-side scintillator hitbits set 
CS 9 Any C-side scintillator hitbits set 
BBSS 10 Scintillator hitbit Bhabha coincidence 
TDL1(7) 11 BBSHSS, mixed Bhabha coincidence of scintillator and SAD high threshold hitbits 
TDL1(0) 12 BBDE, delayed Bhabha coincidence for high threshold hitbits 
TDL1(1) 13 BBHH, single arm Bhabha coincidence for high threshold hitbits 
TDL1(2) 14 BBHL, mixed Bhabha coincidence for high/low threshold hitbits 
TDL1(3) 15 BBLL, Bhabha coincidence for low threshold hitbits 
TABLE 11 The signals used for local trigger rate monitoring. 
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Name Cbn.# Function 
OCO 0 Any biu in C-iide quadrant 00 
QC1 1 Any hitt in C-side quadrant 01 
QC2 i Any hits in C-side quadrant Q2 
OC3 3 Any hits in C-iide quadrant Q3 
OAO 4 Any hits in A-side quadrant QO 
QA1 5 Any hits in A-side quadrant CI 
QA2 6 Any hits in A-side quadrant Q2 
OA3 7 Any hits in A-side quadrant Q3 
AH 8 Any A-side high threshold hitbits set 
CH 9 .nny C-side high threshold hitbils set 
AL 10 Any A-side low threshold hitbils set 
CL 11 Any C-side low threshold hitbits set 
TDL1(0) 12 BBDE, delayed Bhabha coincidence for high threshold hitbits 
TDL1(1) 13 BBHH, single arm Bhabha coincidence for high threshold hitbits 
TDL1(2) 14 BBHL, mixed Bhabha coincidence for high/low threshold hitbits 
TDL1(3) 15 BBLL, Bhabha coincidence for low threshold hitbits 
TABLE 12 The signals used for central trigger rate monitoring. 
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Figure 16 Block diagram for the LTS Fanout module 
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7. The trigger noisegate 
7.1 Introduction 
During the first months of datataking with the SAT calorimeter in the DELPHI experiment at LEI 
rather high noise levels were seen on the analog trigger sum outputs from the SAD modules. The noise wu 
far above what could be expected from the combined white noise contribution of the 24 trigger channels it 
the analog sum. It was confirmed that the extra trigger noise component was due to pickup caused by not 
optimized grounding and shielding of the calorimeter barrels. Due to the high trigger sum noise level, thi 
energy cuts for the first level trigger sums had to be set to a rather high level to get a decent trigger rale. 
This problem led to a request from the DELPHI trigger group to investigate if it was possible to improve 
the signal to noise ratio for the first level analog trigger sums in order to run the SAT first level trigger 
with lower energy thresholds. 
The pickup in the SAT calorimeter analog readout chain was very much reduced after the grounding 
and shielding of the SAT was improved in December 89. But a - 20% coherent noise component stil 
existed in the analog trigger sum (see section 5.2). There are interests in the DELPHI collaboration foi 
setting the energy threshold for the first level Bhabha trigger both higher and lower. The reason to raise the 
threshold is to reduce the second level trigger rate (deadtime considerations) and the amount of dala to be 
•ritten to tape (resource and CPU considerations). The reason to lower the threshold is to be able to se< 
the entire energy spectrum down to the kinematic limit for ra "Hive Bhabha scattering in the SAT wilt 
full efficiency (about 40% of the beam energy; and to investigate the effect of particles hitting close to th( 
calorimeter edges, near dead channels etc. Both these demands could be met if the fake trigger rate due Ic 
electronics noise with the current energy thresholds could be reduced. 
This section describes a trigger noisegate which can be used to reduce the fake trigger rate due tc 
electronics noise or low energy deposits in the SAT calorimeter. The noisegate is a general circuit which 
could be used for any other detector facing problems similar to the ones seen in the SAT trigger. 
7.2 The noisegate concept 
During normal operation in the DELPHI experiment only a few of the SAT calorimeter channels ir 
the analog trigger sum contribute with significant signals. The average multiplicity in the energy cluster is 
eight for a typical Bhabha candidate trigger and of the order of 3-5 for the Single Arm trigger [39]. Onf 
way to reduce the sensitivity to coherent noise would be for each event to exclude from the analog triggei 
sum all channels without significant signals. The decision have to be done before the trigger signal u 
measured at its peak maximum and have to be based on a fraction of the single channel trigger signal 
measured somewhere on its rising edge. This is the function of the analog or linear gale which has many 
applications in high energy physics [40,41). 
7.3 Simulation of the noisegate concept 
A batch of - 1000 Bhabha events selected by offline cuts [23] was processed by a program to investigate 
the performance of a noisegate system and to extract information relevant for the evaluation of the system. 
The Bhabha clusters are found in the offline analysis by including all neighboring elements with signal three 
sigmas above its pedestal value. The average RMS noise for the 576 SAT calorimeter channels is 189 ± 60 
MeV. Keeping the noisegate threshold below three sigma should therefore not exclude any events in the 
The trigger noisegate 67 
fint level trigger which would not alio be excluded by the offline analysis. However, wilb • dominant 
coherent noise componeni In the analog trigger um the noiaegate threshold would probably have lo be sei 









Figure 77 Energy spectrum for noisegaied and ungated Bhabha events. The noisegate threshold is set to 2.0 
GeV. 
Fig. 17 shows the energy spectrum for ungated Bhabha events and gated Bhabha events with a 2.0 GeV 
noisegate threshold. The gated spectrum is simulated by excluding all elements from the cluster which 
contains energy less than 2.0 GeV. The plot shows that the energy spectrum is shifted downwards by 3.5 
GeV (7.8% of the beam energy) and the shape of the dislribution gets somewhat broader when the 
noisegate is used. This means that the first level trigger energy threshold have to be lowered by 3.5 GeV 
when noisegated by r. 2.0 GeV threshold in order to keep all the Bhabhas in the ungated spectrum. This is 
the case if the first level trigger energy threshold for the ungated Bhabha trigger is equal to the offline cut 
at 65% of the beam energy (29.6 GeV). During data talking the first level trigger threshold for Bhabhas 
have been kept at - 11 GeV. The first level trigger energy threshold is set lower than the offline cut in 
order to be as insensitive as possible to the trigger threshold resolution, to be able to Irigger on events 
hitting the detector edges and near dead channels, etc. The noisegate concept was introduced in order lo 
be able to run the first level Bhabha trigger with a lower threshold at the same rate. This was done in 
order to be able to see the entire energy spectrum down to the kinematic limit for radiative Bhabha 
scattering in the SMT at about 18 GeV with full efficiency. 
Table 13 shows the Bhabha cluster energy errors and shifts introduced by the noisegate for different 
noisegate thresholds. The first level trigger energy threshold have to be lowered to compensate for the shift 
in the energy spectrum. A minimum requirement for the noisegate concept is that the trigger rate at this 
threshold is smaller than at the higher threshold used with an ungated analog trigger sum. The table also 
shows that the multiplicity of the noisegated Bhabha clusters are decreasing as the noisegate threshold 
increases. The Bhabha cluster multiplicity is an important parameter when estimating the reduction in noise 
for the gated analog trigger sum compared to the ungated analog trigger sum. 






















0.0 7 12 - - -
0.5 7 11 0.7 0.15 0.5 
1.0 5 8 3 1.4 1.5 
1.5 4 7 6 2.6 4.0 
2.0 4 6 8 3.5 4.0 
2.5 3 6 9 4.2 6.0 
3.0 3 6 11 4.8 6.0 
3.5 3 6 12 5.3 6.0 
TABLE 13 Noiscgated Bhabha cluster parameters for clusters above 65 % of the 45.6 GeV beam energy. 
Plots of the fraction of the total cluster energy contained in a given number of the elements with the 
highest energies is shown in fig. 18. It shows that on the average 95% of the cluster energy will be 
contained in the four highest energy elements in the cluster. This means that even though the noisegatc 
cuts Ihe average multiplicity from 7 to 4 the major part of the cluster energy still remains. 
7.4 The noisegate circuit 
The noisegate circuit has to make an early decision if the signal for a given calorimeter element is to be 
included in the trigger sum or not. The decision has to be made before the trigger signal is measured at its 
peak maximum and has to be based on a fraction of the single channel trigger signal measured somewhere 
on its rising edge. Such a dynamically switched noisegate could be operated in two ways: 
• All gates are closed at BCO and only those gates with signal above the noise threshold are opened at 
the noisegate decision time. 
• All gates are open at BCO and those gates with signal below the noise threshold are closed at the 
noisegate decision time. 
In order to realize a dynamically controlled noisegate an analog switch has to be introduced somewhere 
in the signal path for the single trigger chann»!. The noisegate decision has to be made by a discriminator 
controlling the analog switch. An analog ..witch in "he signal path adds new error sources to Ihe trigger 
signal (see section 7.5). The error sour.e which is most difficult to minimize is the clock-feedthrough 
phenomenon (charge injection) of an analog MOS switch where the digital control signal on the gate 
couples to the source and drain via stray capacitors. A common method to compensate for this error is to 
add dummy MOS transistors to :he circuit which injects the same amount of charge with opposite polarity 
into the analog signal path. A common technique in VLSI design is to connect the source and drain of a 
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Figure 18 The distribution of the fraction of the total Bhabha cluster energy contained in the 2, 4 and 6 
cluster elements with the highest energies. 
dummy transistor to the signal path after an active analog transistor switch. The dummy switch should be 
half as wide as the active switch and ils gate control signal should have opposite polarity of the active 
switch gale control signal [42]. This technique is not very useful for discrete component designs because it 
requires tight matching of the active and dummy transistor parameters and space consuming additional 
components for making the inverted gate control signal. Another method is shown in fig. 19 where the 
differential amplifier properties of the op opamp is used for the dummy transistor compensation. In this 
case the two switches can use a common gate control signal but bad matching of the two switches will still 
cause incomplete compensation. 
The noisegate solution with all gates closed at BCO will cause the least clock feed-through errors since 
only a few switches will be activated. Settling time and slew rate limiting could however create errors if the 
single channel signals are much bigger than the noise threshold at the noisegate decision time. All gates 
open at BCO requires the analog switch clock feed-through to be kept very small in order not to create 
false trigger signals in the analog trigger sum when the majority of the switches are activated at the 
noisegate decision time. 
A block diagram of the circuit developed for the SAT trigger noisegate is shown in fig. 24 where the 
switched differential adder is the essential part. When the switch is left open the noisegate act as a normal 
inverting amplifier and the trigger signal is added together with the other trigger signals by the analog 
adder. When the switch is closed the trigger signal is added twice with opposite polarity and is therefore 
canceled out. In this way all the trigger channels which contains no signal above the noisegate discriminator 
threshold are removed from the analog trigger sum when the switch is closed. The main advantages of this 
circuit are the possibility to make the clock feed-through very small and the need for only one analog 
switch. Since the switch is not a part of the signal path when the gate is open, gain errors caused by 
variation in the switch on-resistance will be excluded. Fig. 20 and 21 shows the difference between gated 
and ungated SAD triggersum outputs. 
The noisegate circuit is realized as a small daughterboard with surface mounted components. Each 
daughterboard contains four trigger channels. The daughterboard schematic is shown in fig. 38. 20 
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daughterboards are mounted on a FASTBUS motherboard and these boards make up the Sat Trigger 
NoiseGate module. STING [43). The STING FASTBUS board is mounted on top of an ADC board and 
connects to the trigger outputs of the 80 ADC board shape» via short wires going through boles in the 
STING motherboard. On the ADC board the wires connects to a vertical jumper pin dote to each shaper 
which carries the unipolar tri&er støna]. On the STING motherboard they connect to single pin connectors 
situated under the daughterboards. Fig. 23 shows the complete signal path for one trigger channel from Ibe 
ADC board to the STING analog trigger sum output. 
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Figure 19 Simple noisegaie with dummy transistor compensation. 
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Figure 20 SAD triggersum output of 12 channels with no signal. The noisegates are closed at time zero. 
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Figure 21 SAD iriggersum output of 12 channels with a 6 GeV signal. The noisegates are closed at time 
zero. 
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Figure 22 The attenuation of the noisegate in the off state plotted as a function of frequency. 
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Figure 23 The noisegate signal path, detailed schematics. 
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The attenuation of the noisegale in the off state at a function of frequency is shown in ftf. 22 . The 
bandwidth of the preamplifier and sniper chain Is of the order of 150 kHz for the bipolar triser signal 
from the ADC board. The bandwidth for dominant white noise from the preamplifier will be of the tame 
order and should therefore be sufficiently attenuated when the noisegale is closed. The pickup noise might 
have more high frequent components but these will be very much suppressed by the shapcr before the)' 
enter the trigger. The reduction in attenuation for high frequencies is caused by the limited bandwidth of 
the operational amplifiers used in the noisegate circuit ( - 4 MHz). 
The trigger signals coming from the ADC board thaper outputs connects to the analog gate 
daughterboards on the STING motherboard via 180pF bipolar shaping capacitors (C17). The trigger input 
is connected to ground via a 47KQ resistor (R20) to stabilize the DC level when high input impedance 
opamps are used. The unipolar trigger signal is connecled to the noisegate discriminator input amplifier 
(Ul-5) where the signal is amplified by a factor of 4.09 before it is connected to the input of the 
comparator (U4-5) via a bipolar shaping network. The trigger signal is amplified in order to increase the 
sensitivity of the discriminalor. The bipolar shaping capacitor CIA also acts as a DC block and removes 
the Ul output offset as an error source for the discriminator resolution. 
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Figure 24 Block diagram of the noisegale 
The comparator digital output (U4-12) is stored in a latch on the motherboard at the noisegate 
decision time. The latch output (HCMOS level) is connected to the daughterboard via the Gil input. It 
controls the analog switch via a simple NMOS driver network consisting of a PNP transistor (Q1A) and a 
10KQ pulldown transistor (R8A). The driver network converts the 0-5V HCMOS levels to the +5 V levels 
(VCC.Vtt) needed to gate bipolar analog trigger signals with amplitudes up to ±4 V through the noisegate 
with low distortion. When Gil goes to the low logic state Q1A turns on and quickly opens the Q2A 
analog switch by drawing its gate close to VCC. This takes only a few nanoseconds. When Gil goes back 
to the high logic state Q1A turns off and the 02A analog switch is closed by R8A pulling its gate low to 
Vtt. Since this is a passive pulldown, the analog switch turn off time is much longer (1.8 us) than the turn 
on time. The circuit is therefore not very well suited to be used in a mode where ali gates are closed (Q2A 
on) at BCO and trigger channels with significant signals are turned on (02A off) at the noisegate decision 
time. 
The trigger signal is connected to the analog gate via a unity gain input buffer amplifier. This amplifier 
is used to isolate the gated trigger signals from the ADC board signal path. This is needed in order to 
prevent any clock feed-through or pickup from digital switch control signals to affect the signals which are 
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to be digitized on the ADC board. The input amplifiers are made alternating inverting in order to cancel 
out analog switch clock feed-through and digital pickup when the trigger signals are added together in the 
differential analog adder. The input buffer amplifier» have resistors (R5A. R4A) for adjusting output 
offcets to zero via external potmeters mounted on the motherboard (PIA). Zero output offset (Ul-1) is 
needed in order to minimize the errors originating from the analog switching. 
The switched differential amplifier is split in two separate inverting amplifiers where the two outputs 
(OL.ON, OL.OF) are added with opposite sign by the analog trigger sum amplifier (U13). A solution 
closer to fig. 24 where the drain and source signals of the analog switch connects to the - and • inputs ol 
the switched differential amplifier was first tested. This solution, which requires less components and 
routing, was functioning well in simulations but bad severe problems in 'eal life. The circuit has been 
optimized for minimal clock feed-through and maximum signal suppression when the analog switch is 
closed. For a symmetrical MOS transistor where source and drain are interchangeable, approximately equal 
amounts of charge will be injected into source and drain when the transistor switches. The resistors R9A 
and R10A couples the analog switch spikes to the inverting amplifier inputs in such a way that the)' cancel 
out when rccombined in the differential analog adder. The values of these resistors are optimized for 
maximum switch spike suppression. The gain setting resistor R14A of the 'off* inverter is optimized for 
best trigger signal suppression when the analog switch is open. 
The two gated trigger signal outputs *ol_on" and "ol_oF are connected to the differential analog adder 
U13 on the STING motherboard. The analog adder adds four trigger signals so that signal and clock 
feed-through cancels out when the analog switches are closed. It also makes the trigger signals add with 
the same polarity when the analog switches are left open. 
7.5 The noisegate error sources 
By adding the noisegate to the trigger signal path new errors are introduced to the accuracy of the 
trigger. A minimum requirement is that the new errors introduced by the noisegate does not seriously 
deteriorate the improved accuracy gained by removing noisy channels from the analog trigger sum. Errors 
are introduced both in the trigger signal path through the analog gate and in the discriminator. The errors 
in the discriminator part will contribute by making the single channel noise thresholds inaccurate. The 
errors in the analog gate signal path will affect the value of the trigger signal peak passing through the gale. 
7.5.1 Errors due to inaccuracy of passive components 
As can be seen from fig. 38 the noisegate introduces two more amplifiers to the analog trigger signal 
path. First the input buffer amplifier, which is a unity gain inverter or voltage follower for alternating 
channel numbers, and then the switched inverting amplifier pair which drives the differential analog adder. 
For this part only the accuracy of the gain setting resistors will contribute with errors. With 1% gain 
setting resistors the total gain error will be 2%. 
The accuracy of the discriminator part is influenced by the resolution of the gain setting resistors of 
the non inverting amplifier and the bipolar shaping network. With 1% resistors and a 5% bipolar shaping 
capacitor the discriminator signal path gets a total gain error of 2.5%. 
The component value errors given by the manufacturer are often closer to worst case errors than to 
average errors. The actual trigger signal path gain errors found for a batch of noisegate daughterboards 
would therefore probably be lower than what is predicted above. The gain of eight prototype 
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daughterboards (32 trigger channels) was measured and the spread in gain was found lo be 1.4% for the 
gated sum and 1.2% for the discriminator comparator input. These daughterboard prototypes used 5% 
resistors and capacitors. 
7.5.2 Analog sum errors 
The noisegate input buffer amplifiers are made alternating inverting and non inverting to cancel out the 
clock feed-through and digital pickup from the analog switch gate control and comparator outputs. The 
trigger signals are added with the same polarity in the differential analog adder while the clock 
feed-through and digital pickup errors add with opposite polarity. The peaking time and gain of the 
inverting and non inverting amplifiers are different for the bipolar trigger signal. This is caused by unequal 
bandwidth and group delay for the inverting and non inverting amplifiers. This will result in an error when 
trigger signals from channels with inverting and non inverting input buffer amplifiers are added. In the 
noisegate schematic shown in fig. 38 an OP471GS operational amplifier is used as (he input buffer 
amplifier. SPICE simulations showed an analog sum error of 0.8% for a typical bipolar shaped trigger 
signal with 1.5 us peaking time for this amplifier. 
7.5.3 Noisegate intrinsic noise sources 
The noisegate add more components and therefore more noise sources to the trigger signal path. These 
sources are thermal noise from the gain setting resistors and flicker and shot noise from the active 
components. The active components are the OP471 opamp used for the input buffer amplifier, the 
MC33282 opamp used for the switched amplifiers and the analog MOSFET switch ESD22. When the gate 
is closed the intrinsic noise from the noisegate input amplifier will be canceled out in the analog trigger 
sum together with the preamplifier noise. The contribution from these noise sources are negligible 
compared to the other errors introduced by the noisegate. 
7.5.4 Clock feed—through and digital to analog interference 
The switch spike on the analog output of the noisegate is caused by digital to analog interference due 
to board layout and clock feed-through due to the intrinsic stray capacitors of the MOS switch itself. It is 
difficult to determine how much each part contribute to the total spike by doing measurements on the 
final circuit. SPICE simulations was used in the first stage of the noisegate circuit development and such 
simulations could be used to determine the portion of the switch spike which is caused by clock 
feed-through and the portion caused by digital to analog interference. The SPICE library used for this 
work did however not contain models for all the SMD components used on the final noisegate 
daughterboard. The switch spikes was measured on the output for an analog sum of 24 trigger channels on 
the SAD module. The measurement was done with all inputs from the ADC shapers to the 24 noisegates 
grounded in order to restrict the measurement to the signal path following the noisegate. The results are 
shown in fig. 25. 
The inputs from the noisegate to the inverting and non inverting inputs of the differential adder are 
not perfectly symmetrical. This leaves some residue switch spikes on the adder output as shown in fig. 25. 
The spike shown in fig. 25 for one channel switched off is for a noisegate channel with a non inverting 
input buffer. The switch spike for a noisegate channel with inverting input buffer has a similar shape but 
with opposite polarity. The switch spikes for two channels with inverting and non inverting input buffers 
will therefore to some extent cancel out when they pass through the differential adder. This cancellation is 
demonstrated in fig. 25 for the switch spike generated when all 24 channels in a trigger segment are 
switched off. The measured spike is clearly less than what is expected by simply scaling the single channel 
spike up to 24. Fi;;. 26 shows this cancellation even clearer. Here the switch spike of a noisegate 
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daughterboard with alternating inverting and DOB inverting channel» It complied 10 a venkm of the board 
where all input buffer amplifier! are non inverting. 
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Figure 25 Average switch spikes from closing the noisegates measured on the SAD output for an analog 
trigger sum of 24 channels. The two curves show the spike generated for one channel switched off and for 
all 24 channels switched off. The +-5 voll digital control signal for the switch is activated at 0.0 ns. 
As discussed in section 7.5.2 the difference in group delay of the inverting and non inverting input 
buffer amplifiers will introduce errors when the signals are added together in the differential adder. The 
relative importance of the analog sum errors and the switch spike errors will determine which configuration 
of input buffer amplifiers gives the best overall performance. 
The sensitivity of the SAD analog trigger sum output of 24 trigger channels is of the order of 50 
mV/GeV. If the -20 mV switch spike generated when all 24 noisegate channels in a trigger segment are 
switched off is assumed to be the worst case this will give an error of 400 MeV. The RMS noise for a 
single trigger channel from the ADC shaper is found to be 189 ± 60 MeV including a 20% coherent noise 
component. The switch spike error of 400 MeV will according to table 2 be equivalent to the RMS noise 
from the sum of four to five trigger channels. In this case only the switch spike errors are considered and 
the analog sum noise is assumed to scale as the square root of the numbers of channels in the sum. If the 
single channel noise includes a coherent componenl the improvements introduced by the noisegate will be 
greater. 
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For a typical 45 GeV Bnabba shower the 0.8% analog sum error due to alternating inverting and oon 
inverting noisegate input buffer amplifiers will be 360 MeV. If all input buffer amplifiers were made non 
inverting the switch spike errors will double due to lack of cancellation. The switch spike error will in that 
case be approximately the same as the combined switch spike and analog sum errors for the case of 
alternating polarity inp:>i buffers. The alternating polarity buffers was therefore kept for the noisegate 
circuit. 
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Figure 26 Average switch spikes from closing the four noisegate channels on a daughterboard measured on 
the SAD output for an analog trigger sum of 24 channels. The curve labeled '+/—' shows the switch spike for a noisegate daughterboard with alternating inverting and non inverting input buffer amplifiers. The curve 
labeled '+ ' Is for a version of the daughterboard where all input buffer amplifiers are non inverting. The 
+ - 5 volt digital control signal for the switch is active at 0.0 ns. 
7.5.5 Discriminator resolution 
The accuracy of the noisegate discriminator is determined by the errors of the signal which connects to 
the discriminator comparator input and the errors of the comparator itself. The errors of the comparator 
input signal are mainly due to the accuracy of the passive components of the preceding amplifier and 
bipolar shaping network as discussed in section 7.5.1. The comparator error is determined by the minimal 
voltage difference on the input terminals which makes the digital comparator output change its state. This 
comparator input sense voltage for the noisegate discriminator circuit is determined by the voltage gain 
and the input offset voltage and bias current: 
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V , , - 0 .5V d , g /A, • V 0 , • Rs • lb 
V,
 a Comparator input Mme voltage 
Vd i g Digital output voltage swing 
A, Comparator gain 
V o s Input offset voltage 
Rs Input source resistance 
I b Input bias current 
The input source resistance is given by the 5.6KQ bipolar shaping resistor which connects to th 
inverting input of the comparator. The discriminator voltage threshold connected to the non invertin| 
comparator input is driven by an opamp with very low output impedance. The comparator input bia 
current flowing through the bipolar shaping resistor will therefore dominate the comparator input vollfgi 
errors due to bias currents. Table 14 shows the comparator input sense voltages for the LM319 comparato 
used in the noisegale discriminator. The gain of the discriminator amplifier must be set according to th< 
required sensitivity of the comparator. The RMS noise voltage of a single trigger channel is a reasonabh 
requirement for the minimum voltage level the discriminator should be able to detect. The typical RM! 
noise level for the bipolar shaper output is approximately 1.4 mV when photodiode and preamplifier ii 
connected. A discriminator amplifier gain of four would therefore make the RMS noise level detectable. 
The spread in sensitivity was measured for 32 noisegate discriminators. A fixed DC level was used ai 
threshold and the input signal to the comparator was varied until the digital output of the comparatoi 
changed state. The measurement showed a spread in sensitivity of 0.5% for a DC threshold of 245 mV. 
Vos [mV] Ib[nA] Av [V/mV] Vis [mV] 
2.0 250 40 3.5 
TABLE 14 Typical values for the parameters which determine the LM3J9 comparator input sense voltage. 
7.5.6 Total errors for the noisegated analog trigger sum 
The measured noise on the SAD analog trigger sum output of 24 channels was found to be ~1.6 GeV 
(table 2). This represents an error of 3.6% for a typical 45 GeV Bhabha shower which hits a 24 channe 
trigger segment. The typical single channel RMS noise of 189 ± 60 MeV was found to included a 20% 
coherent noise component. 
The different error sources introduced by adding the noisegate to the trigger signal path is given if 
table 15. The table also shows the remaining noise error sources for a typical noisegated 45 GeV Bhabha 
shower contained in eight of the 24 calorimeter cells in the trigger segment. The estimates for the RMS 
noise from the 8 gated and the 16 closed trigger channels were taken from a curve fitted to the data for the 
SAD triggersum noise givsn in table 2. The root square sum of these error sources gives a total error of 
2.3% for a noisegated 45 GeV shower contained in one 24 channel trigger segment. This error is below the 
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3.6% noise error for the ungated trigger nun of a 45 OeV shower. The analog sum and twitch «pike errors 
are not distributed like the white noise and component variations. It might therefore be a bit 
over-optimistic to include these in the root square sum of error». If these two errors are added directly to 
the root square sum of the other error sources the tola] error would be 3.6% which is equal lo the energy 
resolution of the ungated trigger sum. 
Ii might seem that Utile is gained by introducing the noisegate when improvements in energy resolution 
is considered. Improved energy resolution is on the other hand.not the main argument for introducing the 
noisegate. The main goal is to reduce the trigger rate from ihe discriminators on the analog trigger sums 
caused by electronics noise and low energy background. Most of Ihe BCOs will not leave any significant 
energy deposit in the calorimeier (assuming low off-momentum background conditions) and all trigger 
channels will therefore be switched off in most cases. The 400 MeV switch spike error for all channels 
switched off will then define an offset in Ihe analog sum output which will be very much fixed in time. 
This stabilization in lime of Ihe switch spike level will reduce the fake trigger rate caused by this 400 MeV 
switch spike error. The remaining 1.6 GeV "white* noise will be attenuated by a factor of - 28 lo 60 MeV 
when all the 24 trigger channels are switched off. For the ungated analog trigger sum the level of Ihe 
random noise will vary in time and be present at each BCO independent of the size of the energy deposit. 
This will cause a 'ligher fake trigger rate than for the noisegated analog trigger sum. 
Gain errors due 




errors for a 45 
GcV shower 
RMS noise for 
the 8 gated 
channels in the 45 
GeV shower 
RMS noise for 




errors due lo 
alternating 
polarity of input 
buffer amplifiers 
1.4 % 0.9 % 1.3 % 0.1 % 0.8 % 
TABLE 15 Summary of the error sources for the SAD output of the noisegated analog trigger sum of 24 
channels. 
7.6 Limitations and possible improvements of the noisegate 
7.6.1 Speed limitations at shorter BCO intervals 
The noisegate was designed to fit the timing of the SAT electronics and the DELPHI trigger system 
for a BCO interval of 22 us and a local 1. level trigger decision time of 2.5 (is. The noisegate adds more 
low pass filtering and group delay to the trigger signal path which makes the trigger signal more slow. The 
noisegated SAD trigger sum output has a peaking time of - 2.15 us relative to the BCO. This includes a 
risetime of 1.6 (is and a group delay of 0.55 (is. It takes - 250 ns from the SAD hitpattems are strobed at 
the trigger sum peaking time until the TDLs are delivered to PYTHIA by the LTS-Fanout. This leaves a 
time margin of 100 ns to the TDL strobe (D1RDY) time limit at 2.5 us after the BCO. 
The number of bunches in the LEP machine are foreseen to be increased to 8, 18 or 36 bunches in the 
future. The first level trigger decision time in DELPHI must be shortened to 2.5 (is for 18 bunches and 1 
us for 36 bunches [44]. In the current system the local TDLs have to be delivered to PYTHIA 0.5 us before 
the global decision is taken. This implies a TDL strobe time limit of 2 |is for 18 bunches and 0.5 (is for 36 
bunches. It is clear that the noisegated analog trigger sum signal is too slow for this and a faster shaping 
for the trigger signal will be needed. A faster shaping time might also be needed for the ADC board signals 
to avoid pileup errors with higher BCO frequency. The total trigger processing time when using the 
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ungated trigger aunt b 1.45 us and could therefore alto be used for 18 bunches. 
The current implementation of the trigger nolsegate hat a «peed limitation given by the transition i 
of tbe noisegate output when it it twitched off. This it illustrated in fig. 27 where it take* - 1 ut from tbe 
noisegate twitch it activated until tbe output settles at a quiet level. This transition time is defined by the 
settling time of the two inverting amplifier! feeding the differential analog adder in the noisegale and i' 
low pass filtering of the SAD analog adders. The noisegate off transition time will depend on the state oi 
the noisegate input signal when the gate is closed (usually random noise pulses). If this input noise signs 
pass through zero at he noisegate decision time, the off transition time will be practically zero. This off 
transition lime will limit the performance of the current implementation of thf. noisegate if shorter shaping 
times are needed for the trigger sum signals due to more bunches in the LEP machine. Faster opamps will 
be necessary for the noisegate amplifiers and the SAD analog addert to acheive Ihe reduction in off 
transition lime needed for faster trigger signal shaping. 
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Figure 27 The transition time from gate open to gate closed for the noisegated SAD trigger sum output is 
shown by the curve "Closed". The curve "Open" shows the same signal when the gate is left open. The 
noisegale is closed at time 0. 
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7.6.2 Redaction of noisegate error sources 
Some of the noisegate error sources iHirmmri in icciioo 7J can be reduced by improving the prototype 
version of the noisefile daughterboard: 
• The gain errors. 
• The analog sum errors. 
• The switch spike errors. 
The 1.4% gain variation measured for the noisegate daughterboards is caused by gain setting resistors of 
5% accuracy. It should be possible to reduce this error to below 1% by using gain selling resistors with 1% 
accuracy. 
The 0.8% analog sum error is caused by the group delay and limited bandwidth of Ihe noisegate inpu: 
buffer amplifiers (inverting and non inverting) based on Ihe OP471 quad opamp. A smaller and faster quad 
opamp, the MC33274, was used for Ihe noisegate input buffer amplifiers on the original daughterboard 
design. It had lo be replaced with the OP471 on the first batch of daughterboard prololypes due to lale 
delivery of the MC33274 opamp. With the MC33274 opamp Ihe analog sum error is expected to be reduced 
to 0.3%. 
The size of Ihe noisegate switch spike is influenced by the voltage levels used for the analop switch 
gate control. The gate control levels are determined by Ihe threshold voltage of the MOSFE1 analog 
switch and Ihe size of the analog signals passing through the gate. The estimate for the switch spike errors 
in section 7.5.4 was done for a gate control voltage of ± 5 V. This gate control voltage will allow signals 
with amplitudes in ihe ± 4 V range to pass through the open gate with low distortion and suppress signals 
in ihe i 6 V range when Ihe gale is closed. The noisegate switch spikes was measured for a gate control 
voltage changing between - 2 V and +5 V. A switch spike of - 8 mV corresponding to 160 MeV was 
measured on the SAD analog trigger sum output with this gale control voltage. An analog switch gate 
control voltage in the range - 2 V to +5 V will allow signals with amplitudes in the ± 1 V range lo pass 
through the open gate with low distortion. For the current maximum LEP energy of 45 GeV signals with 
maximum amplitudes of the order of t 0.4 V need to pass through the noisegate with low distortion. 
Reduced gale control voltages could give sufficient performance at Ihe current LEP energy of 45 GeV but 
for the planned upgrade to LEP200 (where Ihe energy is raised to 90 GeV) the linear noisegate amplitude 
range ol ± 1 V will become marginal. 
A summary of the noisegate error sources for an improved version of the noisegate daughterboard is 
given in table 16. 
Gain errors due 




errors for a 45 
GeV shower 
RMS noise for 
the 8 gated 
channels in the 45 
GeV shower 
RMS noise for 




errors due lo 
alternating 
polarity of input 
buffer amplifiers 
< 1.0 % 0.4 % 1.3 % 0.1 % 0.3 % 
TABLE 16 Summary of the error sources for Ihe SAD output of the noisegated analog trigger sum of 24 
channels with an improved version of the noisegate daughterboard. 
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7.7 Tbc STING module 
This 1-unii «rida FASTBUS module is buUl at a asulii-laytr priaiad drcali board with 20 anliagait 
daughterboards mounted oo top of it (43). A block diagram of the STING module Is shows in fig. 28. 
The motherboard contains the drcuiuy for setting discriminator thresholds and reading/writing hllpanens 
from FASTBUS. The STING moduls is mounted on top of the ADC board and connects to the M tbaper 
trigger outputs via short wire straps which are fed through holes in the motherboard. The output from the 
noise discriminators are stored in the module after each BCO and can be mad out for deNiggfrng or further 
trigger processing. It is also possible to permanently disconnect each channel from the trigger sum via 
control words. This can be a useful feature if one wants to permanently exclude dead or noisy channels 
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Figure 28 Block diagram of the STING module 
The motherboard contains the connectors and power, data and control buses for the 20 
daughterboards. It also includes a simple FASTBUS slave coupler which is used to get access to the data 
and control words of the module. All the logic for the digital part of the module is implemented at 
EPLDs. The logic of the circuits is described in a high level description language for fasl implementation 
and easy maintenance (AHDL [28]). 
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The circuits which contain the oottefiie control hjlbil Ulcbc* alto roniaia» logic for additional control 
features: 
• Ruaniiig inc nolsegsies in playback mode. 
• Switching selected noisegales permanently ofl. 
• Running with all gales doted or all gales open al BCO. 
The noUegate discriminator comparator outputs are latched in the motherboard hllbit latches by a 
strobe signa! (HSTR) activated somewhere on the rising edge of the analog trigger signal after the BCO. 
The outputs of these comparator latches control the analog twitches of the noisegates. The analog gale 
control hitbits are stored in separate storage latches. These latched hitbits can be read out by an external 
readout module via a front panel connector with optoisolated signals. The connector contains an eight bit 
data link with handshake signals lor a multiplexed transfer of the 80 hitbils. The hilbit information can be 
used for further trigger processing or debugging. 
The noisegate discriminator voltage thresholds, which determines if the gates will be closed or left open 
at the strobe time, is set by four 8 bit DACs. Each DAC sets the threshold for 20 channels. The threshold 
levels can optionally be strobed (_RSTR) from a default high level to the programmable DAC level in the 
time interval between BCO and the hilbit strobe. This feature will prevent oscillations on the gated analog 
trigger outputs when the thresholds are set lower than the single channel noise level. 
Fig. 29 shows a typical timing diagram for the STING module. The signal JRSTR is activated before 
the BCO to make a stable strobed threshold voltage for the noisegate discriminators. The hit strobe signal, 
HSTR, latched the noisegate comparator outputs and closes all gates only containing noise. The falling 
edge of the HSTR signal resets the noisegale by opening all gales before the next BCO. In this case the 
readout of the STING hitpatterns to an external module is started when a YES is made in the first level 
trigger decision. The two signals NEXW and DATR are the handshake signals controlling the transfer of 
the ten eight bit hitwords on the optoisolated data link. 
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Figure 29 STING timing diagram. 
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7.8 Test results 
A STING prototype was tested in the SAT DAS b DELPHI during spring 1992 using randomly 
sampled preamp tcstpulses and UiP beam data. The cooflfuralion of ibe SAT DAS for the lest is shown 
in Tig. 31. An ADC board wilh a STING module mounted on top of it ww installed in Ine DAO crate. 
The STING module was equipped wilh nine noisegate daughterboards able to cover (he channels 1-36 
which make up two fully overlapped trigger 30* segments. The analog trigger sum outputs of the ADC 
board was connected to a SAD module in the ADC crale while the STING trigger sum outputs was 
connected to a SAD module in the DAQ crale. The SAD module in the DAO crale was equipped with 
adder discriminator daughterboards modified lo fil the polarity and amplitude of the analog trigger sum 
output of the STING module. The schematic for the modified daughterboard is shown in fig. 39. The 
main difference compared to Ihc old daughterboard is the lacking signal transformer and the use of new 
comparators wilh strobed outputs. The comparators are strobed in order to prevent noise spikes lo saturate 
the comparator outputs before the noisegate is activated. The saturated comparator may not reset before 
its value is latched by the SAD hitbit strobe and thereby producing a false hit. The signal transformer was 
originally included lo galvanically isolate the ADC crale from the SAD modules. It is the dominant error 
source for the 4.5% gain error in the trigger signal path. Since the SAD modules was eventually placed in 
the same crale as the ADC boards, the galvanical isolation provided by Ibe transformers was nol needed. 
A measurement of the gain for a sample of new trigger boards showed a spead of 0.3%. The transients 
introduced when the trigger signals pass through the transformers will cause longer settling limes for the 
noisegaied signals during the transition from gale open to gate closed. The time it takes from the gate is 
closed until the gate outpul settles on the quiel off level have to be as short as possible for best 
performance of the gate. The signal transformers were therefore removed in order not to increase the 
settling time caused by additional transients. 
The SAT DAS was run from special purpose FORTRAN programs running on the Microvax. These 
programs used the NIM standard FASTBUS routines [37] to access Ihe front end FASTBUS modules in 
the DAQ crale via the CFI. 
The STING modules are foreseen to be mounted on top of each ADC board in the ADC crate. Here 
they will be accessed by the TCU via the reduced FASTBUS protocol for initialization purposes. The 
readout of the single channel hitpattems will be done via Ihe STING front connector lo a receiver module 
in the DAQ crate. II turned out to be impossible to get Ihe TCU reduced FASTBUS protocol running in 
a proper way when the TCU Fanout was accessed with Ihe CFI as the FASTBUS master. This problem, 
which was never seen wilh the FIP as Ihe FASTBUS master, turned out to be due lo the way the TCU 
Fanout interprets Ihe FASTBUS protocol. To avoid this problem, the STING + ADC was moved to the 
DAQ crate. The Iwo signals (Track/Hold, and Clock) which drives the conversion and transmission of 
ADC data was taken from the ADC crate and connected to the TR FASTBUS lines in the DAQ crale. 
This made it possible to read out the ADC in the DAQ era;, via ils optical connection to Ihe OFB 
module. The gated analog sum output of the STING moduk- was connected to a SAD module in Ihe 
DAQ crate. A SAD module situated in the same crate had lo be used due to the direct ground connection 
of the STING gated analog sum outputs. The analog trigger sum outputs of the ADC could be connected 
to a SAD in the ADC crate due to the galvanical isolation of these outputs. 
The noise conditions when the test data was taken was worse than the normal conditions during 
physics runs. A severe pickup was seen on the trigger sums of the C-side calorimeter signals. The A-side 
also had more pickup than normal but it was only half as bad as on the C-side. The A-side pickup was 
shaped as 6 us wide 650-kHz wave packets with an equivalent amplitude of 26 GeV repeating with the 
BCO frequency. Only signals from the A-side calorimeter was used in this test. The gated trigger sum 
output sometimes caused triggers with high STING single channel hitbit multiplicity which was nol related 
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to any tifnal (rom the ADC board. These events was mod likely caused by oscillating noiscgaic 
comparators caused by an unstable noisegale threshold. The opamps used to drive the STING noiiegale 
comparator thresholds turned out to have long settling timet when strobed thresholds were used. This was 
probably the dominant cause for the spurious gated triggers. The main part of these events was removed 
from the data by putting a cut on the STING single channel hitbil multiplicity. A maximum multiplicity 
requirement of 16 removed 14.8% of the data taken with lestpuUes and 9.1% of the LEP beam data. 
A Bode plot of the gain for the ungated and gated trigger signal paths from the ADC board shaper 
input to the SAD trigger sum outputs is shown in Tig. 30. The gated signal use the modified SAD adder 
discriminator daughterboard with the signal transformer removed. T ie main difference between the two 
plots is caused by the signal transformer which act as a high pass filter in the ungated signal chain. When 
evaluating the performance of the gated trigger sum compared to the ungated, this bandwidth difference 
have to be taken into consideration. For noise above - 200 kHz parts of the improvement in signal to noise 
ratio for gated trigger srms compared to ungated will be caused by this bandwidth difference. The gated 
SAD output will be more sensitive to low frequency noise below - 100 kHz than the ungated SAD 
output. The part of the noise suppression on the gated trigger sum caused by the gating process alone will 
therefore depend on the frequency spectrum of the noise on the ADC board trigger signal;. It was not 
possible to do a detailed measurement of the ADC board trigger signal noise spectrum in the DELPHI pit 
during the test. The Bode plot shows that the dominant 650 kHz pickup noise component would be 
suppressed by a factor of 1.8 on the gated SAD output due to the bandwidth difference. 
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Figure 30 A Bode plot of the trigger chain gain from the ADC board shaper input to the gated and ungated 
SAD trigger sum outputs. 
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Figure 31 The configuration of the SAT DAS for the lest of the STING module 
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7.8.1 Test or trigger sum noise and SAD single hit rate 
A lest to compare the uoiie of the gated and ungated trigger mm outputs was done by connecting 
three of the cables from the SAT calorimeter to the first 44 Input channels of the STING -connected ADC 
board in the DAO crate. These cablet contained caly noise from the readout chain. The noise suppression 
performance of Ihe noisegate was tested by measuring the noise on the SAD trigger sum outputs with 
different numbers of tesipulse channels in the Iriggw turns. The SAD analog trigger sum outputs was 
connected to one of the unused preamp input connectors of the ADC board. These inputs were connected 
to modified shaper daughterboards which only contained the Track and Hold circuitry used to digitize the 
SAD analog trigger sums for noise measurements. 
The results of these measurements are shown in fig. 32. It shows that the STING module is able to 
suppress the noise contributions from the channels with no testpulset and gate Ihe channels with test 
signals. It also shows the noise on the gated analog sum increasing approximately as the square root of Ihe 
numbers of gated channels. 
The SAD discriminator and STING single channel threshold was varied and the single arm hit counts 
measured by Ihe STR200 Scaler module for each setting. The results are shown in fig. 33. The plot where 
the SAD threshold is fixed at 250 shows a very high rate in both arms when the STING threshold is set 
below - 1.5 GeV. This is seen on both the gated and ungated analog sums and is due to oscillations on the 
STING noisegate comparators for low threshold settings. The high rate on the ungated sum outputs are 
due to crosstalk from the oscillating STING noisegate comparators to the ADC board trigger signals. 
Above 1.5 GeV the ungated single arm rate stabilizes at the rate given by the fixed SAD discriminator 
setting while the gated SAD single arm rale is zero. The plot shows that for a fixed SAD threshold at 250 
DAC counts ( - 5 GeV) and a noisegate threshold of 2 15 GeV the single arm trigger rate due to 
electronics noise is completely dominated by Ihe contributions from the ungated trigger sum. The plot 
where the STTNG noisegate threshold DAC is fixed at 35 counts ( - 1.75 GeV) shows that it is possible to 
decrease the threshold for zero noise trigger rate by a factor of four when using the noisegaled analog 
trigger sum. 
7.8.2 Testing the noisegated trigger sum with LEP beam data 
Some data was taken with the system while LEP was filling and setting up the beams for physics runs. 
This was done in order to examine the performance of the noisegated trigger compared to the non gated 
using real energy deposits in the calorimeter. During this data taking the timing of the DELPHI DAS was 
not tuned to the beam but was running from an internal clock (CLKJBCO). The SAT calorimeter was 
therefore sampling the signal pulses from beam related energy deposits randomly in lime. 
While LEP is filling and setting up, the beam collimators are open and Ihe SAT detector is exposed to 
a lot of synchrotron radiation. When these photons enters the active readout region of the calorimeter, 
they interact in the diodes ar,d deposit a- large.-amount of energy. These are seen as singie channel hits with 
large energy deposits. The data taken was dominated by these single channel large energy pulses so very few 
energy clusters was seen. The data was therefore not very well suited to test the way the noisegated trigger 
behave for multiple element energy clusters. 
The ungated analog trigger sums from the SAD was digitized using the ADC board channels with only 
track and hold circuits. The gated analog trigger sums, which has its peak maximum 700 ns after the 
ungated sum, was digitized by the FDDP eight bit Flash ADCs . The ± 0.5 least significant bit 
quantization errors for the two ADCs was ± 0.015 GeV for the 12 bit ADC on the ADC board and ± 0.14 
GeV for the 8 bit flash ADC on the FDDP module. The SAT DAS was running in LOC_NORM mode 
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triggering on single arm hits from the high SAD threshold. The threshold was set lo a SAD DAC value of 
1300 which corresponds to - 24 GeV. The trigger threshold was set lo this high value in order not lo get all 
the triggers from coherent noise pickup. The STING noisegale threshold was sel lo - 2 GeV. The high 
SAD trigger bits was compared lo the corresponding software bits made by applying the same thresholds to 
the software trigger sums of single channel ADC dala. The results are shown in table 17. It shows that the 
false triggers are completely dominated by hits from the ungated analog trigger sums. 
Total number of triggers 339 
True triggers 26.8 % 
Ungated false triggers 69.3 % 
Ungated missed triggers 14.6 % 
Gated false triggers 1.2 % 
Gated missed triggers 2.1 % 
TABLE V? The trigger distribution for the test of gated and ungated trigger sums with LEP beam data. The 
trigger errors were found by comparing the hardware trigger bits with software bits produced by applying 
thresholds lo corresponding software trigger sums of ADC raw data. The trigger was classified as missed if 
a software bit was set and the hardware bit was not set. The trigger was classified as false if a hardware hit 
was set and the software bit was not set. 
The digitized trigger sums were compared to the corresponding software sums of single channel ADC 
data. These energy sum differences are shown in fig. 34. The first histogram, showing the difference for 
ungated trigger sums, have most of its errors concentrated above the SAD single arm high threshold at 
about 750 ADC counts. This is due to the fact that the fake trigger rate is dominated by the high 
threshold single hits from the coherent pickup noise in the ungated trigger sums. The second histogram 
shows the difference between the gated trigger sum and software trigger sums where the single channel 
noisegate threshold is not applied in software. The rather broad distribution (RMS corresponding to 4.5 
GeV) is caused by coherent pickup noise which shifts all the singie channel ADC pedestal errors in the 
same direction. This shift will add up linearty in the software trigger sum. The single channel pickup errors 
are loo small to open the noisegate with a 2 GeV threshold and will therefore cause rather big differences. 
This is illustrated in the last histogram where the noisegate threshold is also applied by software lo the 
single channel ADC channels before the software trigger sums are made. Making a gaussian fit to the 
middle peak of the histogram gives an RMS of the order of 17 ADC counts corresponding to 0.5 GeV. 
According to the error analysis done in section 7.5.6 the gated trigger sum will get error contributions 
from gain variations, switch spikes and the noise from the gated single channels. The noise contributions 
are eliminated in this analysis because the hardware and software trigger sum difference is computed event 
by event. The switch spike will not vary much in this case because most of the events only contain one 
noisegated element. The typical energy deposit above the SAD high threshold in the energy distribution for 
the beam events is around 36 GeV. The sum of the 1.4% gain error and the 0.8% analog sum error for the 
noisegates gives an estimated total error of 0.8 GeV for the typical 36 GeV beam event energy. This is 
somewhat bigger than the result obtained from the last histogram in fig. 34. 
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Figure 32 SAT ungated and gated trigger sums with testpuises in 1, 2, 4 and 8 channels. The vertical axis 
shows the number of events. The horizontal axis shows the ADC counts. 
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Figure 33 SAT single arm trigger rate from noise for gated and ungated analog trigger sums. 
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Figure 34 Energy trigger sum errors for test of ungated and gated trigger sums with beam data. 
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7.8.3 Testing the noisegated trigger sum with test pulses 
A similar test was done with rett charges injected into the preamplifiers while (here was no beam in 
the LEP machine. Six of the channels in a 24 channel trigger sum was receiving testpulses of 5 GeV each 
while he remaining 18 was only producing noise. The testpulse generator was free running while the SAT 
DAS was running in LOC_NORM mode. The test pulses were sampled randomly in time producing an 
energy distribution which covered all energies from zero to 30 GeV. As in the beam data test single hits 
from the gated or ungated SAD trigger sum discriminators were used for the local trigger decision. The 
SAD high threshold was set to a DAC value of 900 which corresponds to 16 GeV and 530 single channel 
ADC counts. The STING noisegate threshold was set to 1.75 GeV. This setup act as a realistic worst case 
test for the performance of the noisegated trigger. Table 13 shows a maximum calorimeter element 
multiplicity is six for a noisegale threshold of 2 GeV. The Bhabha cluster energy is usually very unequally 
split between the cluster members (fig. 18). In this test the 30 GeV test pulse "energy" is equally split 
between the six members. The test will therefore represent the upper worst case limit fur the amount of 
energy lost in the gated trigger sum due to closed channels with non zero energy. The results from this 
testrun is summarized in table 18. 
Fig. 35 shows the energy distribution of the software trigger sum for one trigger segment when the 
SAD trigger bit is set for the ungated (upper plot) and gated (lower plot) trigger sum. The dashed lines 
shows the software trigger sum energy distribution for all the triggers. The energy sum differences are 
plotted in fig. 36. The ungated hardware trigger sum errors are found in an interval of <-640,880> ADC 
counts corresponding to <-19,26> GeV. The gated hardware trigger sum errors are distributed in an 
interval of <-480.4S0> ADC counts corresponding to <-14,14> GeV. These errors include both the 
errors introduced by adding the noisegate to the trigger signal path and the amount of energy lost in the 
gated trigger sum due to closed channels with non zero energy. The negative part of the trigger energy error 
interval represents the energies not seen by the trigger. Depending on the cluster energy and the trigger 
threshold these errors might cause the event to be lost by the trigger and thereby reducing the trigger 
efficiency. The positive part of the trigger energy interval will only increase the trigger rate and is not so 
serious because these events can be discarded in the offline analysis. But if this excess rate becomes too 
high it might cause the loss of good events due to the increased readout deadtime. 
The Bhabha cluster energy cut which is used in the offline analysis is set high enough to give a safe 
margin to the SAD Bhabha trigger threshold. This is done to eliminate errors caused by the SAD trigger 
threshold uncertainty in the luminosity measurements. The SAT uses 11 GeV for the SAD trigger threshold 
and 29.6 GeV for the offline Bhabha cluster energy cut (65% of the beam energy). For the ungated trigger 
sum the errors caused by energy not seen by the trigger extend down to -19 GeV. With an 11 GeV SAD 
trigger threshold the 65% offline energy cut is just on the limit of the error interval. For the gated trigger 
sum the offline cut could be lowered to 25 GeV without decreasing the accuracy. It was shown in fig. 33 
that when gated trigger sums were used instead of ungated the SAD trigger threshold could be lowered by 
a factor of four without increasing the trigger rate due to electronics noise. This means that the SAD 
Bhabha trigger threshold can be set down to 3 GeV for noisegated analog trigger sums. The safe limit for 
offline Bhabha cluster energy cut will then become 17 GeV making it possible to see the entire energy 
spectrum down to the kinematic limit for radiative Bhabha scattering in the SAT. The kinematic limit is at 
about 40% of the beam energy giving an offline cut of 18 GeV. This will be a safe cut when using a 3 
GeV SAD threshold for noisegatcd trigger sums. 
The unequal energy response for the SAT calorimeter elements represents an additional error source for 
the SAD trigger thresholds not included in these measurements. The energy response distribution for the 
elements have a 20% sigma. The relative importance of this error source to the accuracy ->f the SAD 
trigger thresholds will increase as the threshold increase. The noisegated trigger sum j<\»-.ses the 
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importance of this error source because the SAD thresholds can be lowered. At a SAD trigger threshold of 
3 GeV this 20% error will be 0.6 GeV. 
The gaussian fit to t In: central peak of the distribution of the differences between the gated hardware 
sum and the gated software sum gives an RMS of 32 ADC counts. This corresponds to roughly 1 GeV. 
The distribution shows the effect of the errors introduced in the trigger sum by the noisegate. These error 
sources are the 1.4% gain variation, the 0.8% analog sum errors and the switch spike errors which are less 
than 0.4 GeV. The switch spike error is not expected to contribute to the width of this error distribution 
if only the six single trigger channels with testpulses are gated for each event. The noisegate single hit 
multiplicity distribution is peaked at six but contains values from zero to the offline cut of 16. The size of 
the switch spike error, which depends on the hit multiplicity, can not be assumed to be constant for this 
test run due to the spread of hit multiplicity. The worst case switch spike error of 400 MeV for all gates 
switched off was therefore used as an estimate for this error. If the mean energy for the energy distribution 
selected by the gated hardware triggers (850 ADC counts - 25.5 GeV) is used as the typical energy, this 
will give a gain error of 0.36 GeV and an analog sum error of 0.20 GeV. The direct sum of these error 
sources gives a total error of the order of 1 GeV which is consistent with the measurement. 
Total number of triggers 2556 
True triggers 45.1 % 
Ungated false triggers 43.3 % 
Ungated missed triggers 15.0 % 
Gated false triggers 3.2 % 
Gated missed triggers 0.3 % 
TABLE 18 The trigger distribution for the test of gated and ungated trigger sums with test pulses. The 
trigger errors were found by comparing the hardware trigger bits with software bits produced by applying 
thresholds to corresponding trigger sums of ADC raw data for single elements. The trigger was classified as 
missed if a software bit was set and the hardware bit was not set. The trigger was classified as false if a 
hardware bit was set and the software bit was not set. 
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Figure 35 Software trigger sum amplitude distribution for randomly sampled test pulses. The trigger sums 
where computed from single channel ADC values. The dashed plot shows the distribution for alt triggers. 
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Figure 36 Energy trigger sum errors testing ungated and gated trigger sums win preamplifier test data. 
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8. Conclusions 
The SAT FASTBUS wager aodal» SAD me LTS aw* bea d i y i i d . lewd and Mate—M» 
taiepaied to ibe SAT DAS. Taatt asodalat hot* prcwaa lo pnrtdr Ibe aerotaar) lasctioajao me 
perfcetaaace lot «he SAT incgef «JMeai lo atastw aa accatat*. ia «be taaatooSt? lani i iwawi oi ft*% 
«lib a pnmary Bbabaa trigger efficiency of K B * . 
The loul «tie lot btniaotiiy U i s m pmlag at trigger letefe » - 0 3 Hi 4tVJ0*» at *• tow InfJ 
Obabba ingge» generated I» accepted by ibe otflsat aaajyaji. 
The propajrurubtuty of ibe teal «ertsoa of ibe LTS module åtaket U prtaaule lo «car ibe tuggar 
tyucrn lo» varying beam and detector conditions and provide opuoa» (ot (alne «spade* of Ike anteta. 
The new trigger IUOCIIOM auke II possible lo reduce lb* uncenalaty ta Ibe aMImajat (or u\&t cffttteary 
and background The backpooad can be estimated using coincidence* with «ide Utgje* tenon, delayed 
coincident» and stope arm triggered evealt. 
Trigger sipiali can be counted by sealen lo provide online mroilortng ol Ibe bean condition» «aide 
DELPHI independent o( ibr status of Ibe DELPHI DAS (deadilme (ree). 
The Tint level local tries» decision lime for ibe SAT trigger system it 1.45 ut including ibe 11 at 
ruetime ol the trigger sum signal ana ibe 2S0 at digital trigger procc—ing lime of the LTS This it 
sufficiently fiat to participate in a version of Ibe DELPHI trigger system for 18 bunene» in LEP requiring • 
local decision time of £ 2 ut. 
A prototype of ihe STING module have been designed and letted in ibe SAT DAS. The module was 
designed lo reduce the sensitivity lo noise on «be analog trigger sums. TetU of Ihe module in the SAT 
DAS showed Dial il is possible lo reduce Ibe energy threshold for Ine Bhabba trigger from the currenl U 
GeV level lo a 3 GeV level without increasing Ibe background rate due lo electronics noise. This will than 
make it possible lo apply a safe offline energy cul at the kinematic limit (or Bhabba scattering lo evaluate 
the accuracy of the offline cuts with higher precision. 
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A. The TPU trigger logic equations 
An omenta» of ibe lopcai equatloaf wed by Ike dMfenat dsla pnxeuiac. .aiu in Uw TPU tf tko*a 
bekx». The 34 Ml bilpoiten» from each arm (for kick or lo» difcitmtoaior ibiaboM) fc labeled 
(aZ).ar.....al.aO) for Ike A-fide bitt and (c2).cr.....cl.e0) for Ike C-Mt biu. The wtnllttMor but are 
labeled (as5.ai4 atO) for Ike A-fidc fciu arid (a5.c*l.....c*0) (or Ike C-fide bit». 
A.l Equations for the calorimeter trigger oata processing units 
MUM. syntax - t • logical 0* 
4 * l o g i c a l AND 
bb»t>30 • 
( «0 4 c22> 
1 1 ( 1 1 c21) 
• ( «2 4 c20) 
• ( • 3 4 Cl9) 
• ( a* 4 c l 8 ) 
• ( «5 4 c l ? ) 
• ( « 6 4 c l 6 ) 
• ( «7 4 CIS) 
• { a l ( c l < ] 
1 { i 9 1 c l 3 ) 
• (alO 4 C12) 
• ( a l l 4 e l l ) 
• ( a l 2 4 clO) 
1 («13 4 c») 
• («14 4 c8) 
• ( a l 5 4 c7) 
• ( a l 6 4 c6J 
• («17 4 c5) 
1 ( a l 8 4 c4) 
• ( a l 9 4 c3) 
• (a20 4 c2) 
• («21 4 Cl) 
• («22 4 CO) 
i («23 4 c 2 3 ) ; 
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bb«M» • 
(t «0 I «1> * l e l l l c22>> 
I ({ a> I «J) * (cl* » e30)> 
• ( { • < • «») 4 (e!7 • e l * ) | 
I | ( i t I «7) 4 (e l} • cl*)) 
» (I «I I •») 4 (e l l I el4)> 
» ((«10 « «11) 4 (e l l • e l ? » 
• ((«1} • all) 4 ( c» l cio» 
• ((«14 # »1S) 4 ( o7 * e«>) 
• (|al« * »1?) i i c) I c*)> 
» ((all • «19) 4 ( e) • cO) 
• ((«20 • «21) 4 ( cl • c2)) 
• («22 • «2)) 4 (C23 * cO)). 
bbabSO • 
((«01 «1 I «2) 4 (c20 I c21 I c23)) 
• (( «3 • «4 « «5) 4 (Cl7 • elS • cl9)) 
I ({ a6 i «7 1 a8) a (cl4 • cl5 I cl6)> 
• (( a9 • AlO t all) 4 (ell • e!2 • el))) 
• ((al2 I «13 • al4) I { cl I c9 I clO)) 
I ((al5 » al6 I al7) t ( eS • c6 I c7)) 
I {(al8 • al9 I a20) 4 ( c2 • c) I c4)) 
• ((«21 • «22 • «23) 4 (C23 • CO • Cl)); 
bhab75 -
(( aO • al I a2 • a3) 4 (cl9 • c20 • c21 * c22)) 
I (( a4 I aS • 16 I a7) 4 (clS I cl6 I Cl7 ( el8)) 
I II iS I a9 I alO t all) t (ell • cl2 I cl3 I cl4)) 
• ((al2 I al3 • al4 I alS) t ( c7 I c8 I C9 I ClO)) 
t (<al6 I al7 I alS t al9) 4 ( c3 « cl I cS I c6)) 
« (<a20 • a21 • «22 » a23) t (e23 • cO # cl • c2)),-
bhablOS -
(( aO i al « «2 » a3 • «4 1 a5) 4 (cl7 I clB « cl9 I c20 * c21 • c22)) 
« (( a6 • o7 » iB I a9 » alO « all) 4 (ell • cl2 t cl3 « cl4 I cl5 • cl6)) 
• ((al2 • al3 * al4 I alS * al6 • al7) 6 ( cS • c6 I c7 « c8 I e9 • clO)) 
• ((alB « a!9 * a20 » a21 * a22 * «23) & (c23 • cO » cl ( c2 I c3 * c4)); 
bhab360 -
( aO • al « «2 II «3 # a( I aS « afi I «7 
II aB I a9 * alO • all t «12 * al3 t «14 « «15 
* «16 II «17 I «18 II «19 II «20 « «21 I «22 II «23 ) 
& ( cO * c l II c2 * c3 » C4 » C5 I c6 ( e7 
II c8 * C9 I clO * ell * cl2 II cl3 t cU I Cl5 
• Cl6 | Cl7 * CIS » cl9 I c20 » C21 » C22 I c23 ) 
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bhab)060 •1 
(( «O 4 (cJl » e32 » cJJ>) 
1 1 Ml k (c20 • c31 * <s33>> 
(C «3 4 (ol* • c30 i c31>) 
<( «3 4 felt » el* » e30)) 
(( «4 4 (C17 • ell i cl*)> 
(< •» 4 (el* « Cl7 • cll)) 
(1 •» 4 (CIS • el* » el7)) 
(( 47 4 (al4 • cli t ol*)) 
(( •• 4 (ClJ • el4 • CIS)) 
(( «9 4 (all 1 cl3 1 el4>, 
((•10 » (Cll 1 cl2 i ClJ)) 
((•11 * (ClO « cll • cl2)> 
((«13 4 ( C9 • ClO • cll)) 
((•13 4 ( c8 1 C9 » elO)| 
((»14 4 ( C7 f r8 • e9)) 
((•IS 4 ( C6 I c7 • c8)) 
((•16 4 ( c5 • c6 • c7)) 
((•17 4 ( c4 • e5 
• c6)> 
{(•16 4 ( c3 • c4 • c5)) 
((•19 4 ( c2 1 c3 • c4)) 
((•20 4 ( cl • c2 • c3)) 
((•21 4 ( CO » cl • c2)) 
((•23 4 (c23 « cO • cl)) 
((•23 4 (C22 1 C23 • cO)) 
» ((«31 * «23 * •33 > 4 CO)) 
t ((«30 § «31 » •33 1 • Cl)) 
l ((ai* « «30 f •31 ) * C2)> 
1 ((«11 1 «1» t •30 ) * elll 
• (U17 1 «11 1 «19 J * c4)) 
• (<•" » «1? * «11 ) « e»)> 
• ((«IS • «11 1 «17 ) 4 C*)) 
• (l«14 • «15 » •1» ) 4 C7>) 
• ((«11 1 «14 1 «IS ) 4 el)) 
• («13 1 «13 1 «14 ) * e»n 
• ((«11 1 «13 1 •11 ) 4 ClO)) 
t ((«10 • all • •13 ) 4 Oil)) 
• (( «9 1 «10 1 •11 ) 4 cl2)> 
• (( •• • •9 1 • 10 ) 4 cl3)> 
• <( «7 1 «8 • •9 ) 4 cl4)) 
• (( «6 • «7 1 •8 ) 4 CIS)) 
• (( «5 I «6 • •7 4 oli)) 
• (( «4 • «5 1 •6 > 4 Cl7)) 
• (< «3 I «4 1 •S ) 4 CIS)) 
• (( •* 1 1 ) 1 •4 ) t el9)) 
• (( »1 1 «3 1 •3 ) 4 c30)) 
» (( SO 1 «1 • •2 ) 4 c31)| 
• <<»» * «0 I «1 I 4 c22>) 
• ((«22 1 «23 1 •0 ) 4 c23)). 
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bhabli 
( ao 4 c2J> 
1 ( al 4 c23) 
• ( al 4 c21) 
1 ( al 4 c30) 
• ( a« 4 clt) 
» ( mi 4 ell) 
• ( at 4 C17) 
1 ( a? 4 cl6) 
* ( aS 4 ell) 
• ( a9 4 cl4) 
• («10 4 cl3) 
1 (all 4 cl3> 
• («12 4 ell) 
• (all 4 clO) 
• («14 4 c9) 
• (alS 4 c8) 
• (aj* 4 c7) 
a («17 4 C6) 
i («18 4 cS) 
• («19 4 C4) 
l («20 4 c3) 
• («21 4 c2) 
• («22 4 cl) 
• 
(«23 4 CO); 
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aainga • nisa» 
•0 oil 
1 «1 * CO 
• «3 1 el 
» •) • o2 
1 «4 • oJ 
1 «5 1 c4 
t •« 1 OS 
t • » i c« 
• •• • c7 
• «9 • a* 
I «10 • e» 
1 all • elO 
t «12 ( ell 
I al3 • ol2 
• al4 t clJ 
« alS • cl4 
• al6 l CIS 
• «17 • clC 
• aie • cl7 
i al9 • cl8 
• «20 t cl9 
• «21 1 c20 
• «22 • c21 
t «23. • c22; 
«quad : 
qO - «21 « «22 t «23 t aO I «1 • «2 
ql - a3 I «4 1 «5 • «6 1 «7 1 «8 
q2 - «9 » alO t all I «12 I «13 I «14 
q3 - al5 * «16 I al7 • al8 I «19 I «20, 
cquad : 
qO • c21 • c22 « c23 i cO I cl I c2, 
ql - c3 # c4 » c5 I c6 I c7 # c8, 
q2 - C9 * CIO • ell * Cl2 « Cl3 I Cl4, 
q3 - elb i cl6 • c!7 « cl8 * cl9 I c20; 
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A.2 Equations for the scintillator and calorimeter trigger data processing units 
AHOL syntax * • logical OB 
4 - logical AND 
bhaefrO * 
( 4*0 4 c»l ) 
• ( ««2 4 C»« ) 
> < a*2 4 C«> > 
a < •«] 4 c«J ) 
1 | *»« 4 cal ) 
• ( *«5 4 c»0 ) • 
bhaslS • 
(( asO • ««1 ) 4 ( e*5 • et4 )) 
I (( as2 • aj3 ) 4 ( c»3 • cc2 )) 
I (( as4 I as 5 ) 4 ( cil • c»0 )) 
bhas36 • 
{ a»0 • asl • as 2 * aa3 • as4 I aaS) 
4 ( c«0 • csl I cs2 I cm] I c«4 • caS) 
biiaieOac -
( asO 4 ( c20 I C21 i C22)) 
I ( asl 4 ( cl6 • cl7 • CIS)) 
* ( as2 4 ( Cl2 * cl3 I C14>) 
# ( as3 4 ( c8 I c9 I clO)) 
• { as4 4 ( c4 • cS I c6)) 
i ( as5 4 ( cO I cl • c2>); 
bhas60ca -
( cs5 4 ( aO * al • a2 )) 
• ( cs4 4 ( a4 « aS • a6 )) 
I ( cs3 4 ( aS # a9 • alO )) 
» ( cs2 4 (al2 I al3 > al4 )) 
« ( csl 4 (al6 1 al7 * alB )) 
* ( csO 4 (a20 I a21 • a22 )), 
bhasl2ac -
(( asO • asl ) 4 ( cl6 * C17 * clB » Cl9 • c20 I c21 • C22 )) 
* (( as2 | as3 ) 4 ( c8 * c9 * clO • ell I cl2 « cl3 * cl4 )) 
# (( as4 « as5 ) s ( cO # cl * c2 # c3 I c4 • cS * c6 )) 
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HMUM • 
t i art t a*4 > 4 ( a t t ai t a l t a l » a t t a t t a* M 
I ( I M ) I • • ] l i I at t M » å » I i U I a U I t i ) I « I I >l 
t it eat » em» i * | alt t al» t al t t al» t • » t a l l I a » >> . 
ttaaltca • 
I MO I Ctl • « I I M) » « 4 I <*l 1 
4 1 aO f al * a2 • a) * a< » at t at * a? 
t al » a* I alt I all » all « a U I alt t a » 
» tit I al» » all • al* * alt • «21 t all I all ) , 
bbaaltae • 
I aao » aal • aal I aal • aa« • aa» i 
4 < cO » el i el» e» » et» ei t eé * el 
» et • e» » elO l ell I ell • ell » e!4 • elt 
• elt • ell t elt t et» • elO t ell • e H • el) ) / 
bbaaJOae • 
( aaO 4 ell ) 
• ( aa; 4 el7 ) 
• ( aal 4 cl) ) 
• ( aa) * e* ) 
• ( a«4 4 c» ) 
» ( aal 4 el >, 
bhaslOca • 
( c»5 t al > 
• ( ca4 4 a5 ) 
• ( ca) 4 «9 ) 
• ( cal 4 «11 ) 
I ( cal 4 al? ) 
• < c«0 4 «Sl ). 
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B. Schematics 
i i ...» I> 
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Figure 37 The SAD daughterboard. 
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Figure 39 The SAD daughterboard adapted to the STING analog trigger sum outputs. 
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C. List of abbreviations 
ACC# AccoBaltac, aaatber 
ADC Analog to Digital Convener 
AHDL Alios Harthnre DMcripilon langnagr 
SCO Beam Croat Over 
CEB Crate Event Buffer 
CSR Control Statu» Rrgktter 
DAC Digital to Analog Convener 
DAS Dati AcquUlk» System 
DELPHI DEicetor with Lepioa, Pboioo wd Hadran Identification 
ECL Emitter-Coupled Lock 
EPLD Erasable Programmable Logic Devices 
FDDP Fast Digital Data Processor 
FEB Front End Buffer 
FEF Front End Freeing 
FEFC Front End Freeing Controller 
FEMC Forward ElectroMagnelic Calorimeter 
FET Field Effect Transistor 
FE_RDY Front End Ready 
FIFO First In First Out (memory) 
FIP Faslbus Intersegment Processor 
FO Fan Out 
HCMOS High-speed Complementary Metal Oxide Semiconductor 
HPC High density Projection Chamber 
ITDL Internal Trigger Data Lines 
Ufl ol abbreviations 
LEP Lars* Etacuo» «ad Pwttroa cottdar 
LTCL Local Tritfø Coaiiol Uaat 
LTS Local Trigger Smptnkot (dadatoa Modalt) 
LTS-CB Local Trigg» Supervisor Coauol Boi (aaatalMI lo PANDORA) 
LTS-DB Local Trigger Supervinr Dedtton Boa (abo Jatt called LTS) 
MEfl Mulll Eveoi Buffer 
MOSFET Melal Oxklc Semiconductor Ftød Effort Tnosisior 
NEI Neil Event Identification 
NIM Nuclear Instrumen! Module* 
NMOS N-channei Melal Oxide Semiconductor 
OFB Optical Receiver with Front-End Buffer 
PANDORA The Local Trigger Supervise Con-red Box of DELPHI 
PYTinA The Trigger Supervisor Decision Box of DELPHI 
SAD SAT Adder Discriminator 
SAT Small Angle Tagger 
SMD Surface Mounted Device 
TCL Trigger Control Lines 
TCU Timing Control Unit 
TDL Trigger Data Lines 
TPU Trigger Processing Unit 
TS-CB Trigger Supervisor Control Box (equivalent to ZEUS) 
TS-DB Trigger Supervisor Decision Box (equivalent lo PYTH1A) 
TTL Transistor-Transistor Logic 
VLSI Very Large Scale Integration 
ZI US 'ihe Trigger Supervisor Control Box of DELPHI 
